



# Low-Noise, Low-Distortion INSTRUMENTATION AMPLIFIER

## FEATURES

- **LOW NOISE:**  $1\text{nV}/\sqrt{\text{Hz}}$  at 1kHz
- **LOW THD+N:** 0.002% at 1kHz,  $G = 100$
- **WIDE BANDWIDTH:** 800kHz at  $G = 100$
- **WIDE SUPPLY RANGE:**  $\pm 4.5\text{V}$  to  $\pm 18\text{V}$
- **HIGH CMR:**  $> 100\text{dB}$
- **GAIN SET WITH EXTERNAL RESISTOR**
- **SO-14 SURFACE-MOUNT PACKAGE**

## APPLICATIONS

- PROFESSIONAL MICROPHONE PREAMPS
- MOVING-COIL TRANSDUCER AMPLIFIERS
- DIFFERENTIAL RECEIVERS
- BRIDGE TRANSDUCER AMPLIFIERS


## DESCRIPTION

The INA163 is a very low-noise, low-distortion, monolithic instrumentation amplifier. Its current-feedback circuitry achieves very wide bandwidth and excellent dynamic response over a wide range of gain. It is ideal for low-level audio signals such as balanced low-impedance microphones. Many industrial, instrumentation, and medical applications also benefit from its low noise and wide bandwidth.

Unique distortion cancellation circuitry reduces distortion to extremely low levels, even in high gain. The INA163 provides near-theoretical noise performance for  $200\Omega$  source impedance. Its differential input, low noise, and low distortion provide superior performance in professional microphone amplifier applications.

The INA163's wide supply voltage, excellent output voltage swing, and high output current drive allow its use in high-level audio stages as well.


The INA163 is available in a space-saving SO-14 surface-mount package, specified for operation over the  $-40^\circ\text{C}$  to  $+85^\circ\text{C}$  temperature range.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.

## PIN CONFIGURATION



## ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Power Supply Voltage .....	±18V
Signal Input Terminals, Voltage <sup>(2)</sup> .....	(V <sub>-</sub> ) - 0.5V to (V <sub>+</sub> ) + 0.5V
Current <sup>(2)</sup> .....	10mA
Output Short-Circuit to Ground .....	Continuous
Operating Temperature .....	-55°C to +125°C
Storage Temperature .....	-55°C to +125°C
Junction Temperature .....	+150°C
Lead Temperature (soldering, 10s) .....	+300°C

NOTES: (1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied. (2) Input terminals are diode-clamped to the power-supply rails. Input signals that can swing more than 0.5V beyond the supply rails should be current limited to 10mA or less.

### PACKAGE/ORDERING INFORMATION<sup>(1)</sup>

PRODUCT	PACKAGE-LEAD	DESIGNATOR	MARKING
INA163UA	SO-14 Surface Mount	D	INA163UA

NOTE: (1) For the most current package and ordering information, see the Package Option Addendum located at the end of this document, or see the TI web site at [www.ti.com](http://www.ti.com).

# ELECTRICAL CHARACTERISTICS: $V_S = \pm 15V$







$T_A = +25^\circ C$  and at rated supplies,  $V_S = \pm 15V$ ,  $R_L = 2k\Omega$  connected to ground, unless otherwise noted.

PARAMETER	CONDITIONS	INA163UA			UNITS
		MIN	TYP	MAX	
<b>GAIN</b> Range Gain Equation <sup>(1)</sup> Gain Error, $G = 1$ $G = 10$ $G = 100$ $G = 1000$ Gain Temp Drift Coefficient, $G = 1$ $G > 10$ Nonlinearity, $G = 1$ $G = 100$			1 to 10000 $G = 1 + 6k/R_G$ $\pm 0.1$ $\pm 0.2$ $\pm 0.2$ $\pm 0.5$ $\pm 1$ $\pm 25$ $\pm 0.0003$ $\pm 0.0006$	$\pm 0.25$ $\pm 0.7$ $\pm 10$ $\pm 100$	V/V % % % % ppm/ $^\circ C$ ppm/ $^\circ C$ % of FS % of FS
<b>INPUT STAGE NOISE</b> Voltage Noise $f_O = 1kHz$ $f_O = 100Hz$ $f_O = 10Hz$ Current Noise $f_O = 1kHz$	$R_{SOURCE} = 0\Omega$		1 1.2 2 0.8		nV/ $\sqrt{Hz}$ nV/ $\sqrt{Hz}$ nV/ $\sqrt{Hz}$ pA/ $\sqrt{Hz}$
<b>OUTPUT STAGE NOISE</b> Voltage Noise, $f_O = 1kHz$			60		nV/ $\sqrt{Hz}$
<b>INPUT OFFSET VOLTAGE</b> Input Offset Voltage vs Temperature vs Power Supply	$V_{CM} = V_{OUT} = 0V$ $T_A = T_{MIN}$ to $T_{MAX}$ $V_S = \pm 4.5V$ to $\pm 18V$		50 + 2000/G 1 + 20/G 1 + 50/G	250 + 5000/G 3 + 200/G	$\mu V$ $\mu V/^\circ C$ $\mu V/V$
<b>INPUT VOLTAGE RANGE</b> Common-Mode Voltage Range Common-Mode Rejection, $G = 1$ $G = 100$	$V_{IN+} - V_{IN-} = 0V$ $V_{IN+} - V_{IN-} = 0V$ $V_{CM} = \pm 11V$ , $R_{SRC} = 0\Omega$	(V+) - 4 (V-) + 4 70 100	(V+) - 3 (V-) + 3 80 116		V V dB dB
<b>INPUT BIAS CURRENT</b> Initial Bias Current vs Temperature Initial Offset Current vs Temperature			2 10 0.1 0.5	12 1	$\mu A$ nA/ $^\circ C$ $\mu A$ nA/ $^\circ C$
<b>INPUT IMPEDANCE</b>	Differential Common-Mode		60    2 60    2		M $\Omega$    pF M $\Omega$    pF
<b>DYNAMIC RESPONSE</b> Bandwidth, Small Signal, -3dB, $G = 1$ $G = 100$ Slew Rate THD+Noise, $f = 1kHz$ Settling Time, 0.1% 0.01% Overload Recovery	$G = 100$ $G = 100$ , 10V Step $G = 100$ , 10V Step 50% Overdrive		3.4 800 15 0.002 2 3.5 1		kHz V/ $\mu s$ % $\mu s$ $\mu s$ $\mu s$
<b>OUTPUT</b> Voltage Load Capacitance Stability Short-Circuit Current	$R_L = 2k\Omega$ to Gnd Continuous-to-Common	(V+) - 2 (V-) + 2	(V+) - 1.8 (V-) + 1.8 1000 $\pm 60$		V V pF mA
<b>POWER SUPPLY</b> Rated Voltage Voltage Range Current, Quiescent	$I_O = 0mA$	$\pm 4.5$	$\pm 15$ $\pm 10$	$\pm 18$ $\pm 12$	V V mA
<b>TEMPERATURE RANGE</b> Specification Operating $\theta_{JA}$		-40 -40	100	+85 +125	$^\circ C$ $^\circ C$ $^\circ C/W$

NOTE: (1) Gain accuracy is a function of external  $R_G$ .



# TYPICAL CHARACTERISTICS

At  $T_A = +25^\circ\text{C}$ ,  $V_S = 5\text{V}$ ,  $V_{CM} = 1/2 V_S$ ,  $R_L = 25\text{k}\Omega$ ,  $C_L = 50\text{pF}$ , unless otherwise noted.




# TYPICAL CHARACTERISTICS (Cont.)


At  $T_A = +25^\circ\text{C}$ ,  $V_S = 5\text{V}$ ,  $V_{CM} = 1/2V_S$ ,  $R_L = 25\text{k}\Omega$ ,  $C_L = 50\text{pF}$ , unless otherwise noted.




SMALL-SIGNAL TRANSIENT RESPONSE  
(G = 1)




SMALL-SIGNAL TRANSIENT RESPONSE  
(G = 100)



LARGE-SIGNAL TRANSIENT RESPONSE  
(G = 1)



LARGE-SIGNAL TRANSIENT RESPONSE  
(G = 100)



# APPLICATIONS INFORMATION

Figure 1 shows the basic connections required for operation. Power supplies should be bypassed with 0.1µF tantalum capacitors near the device pins. The output Sense (pin 8) and output Reference (pin 10) should be low-impedance connections. Resistance of a few ohms in series with these connections will degrade the common-mode rejection of the INA163.

## GAIN-SET RESISTOR

Gain is set with an external resistor,  $R_G$ , as shown in Figure 1. The two internal 3kΩ feedback resistors are laser-trimmed to 3kΩ within approximately ±0.2%. Gain is:

$$G = 1 + \frac{6000}{R_G}$$

The temperature coefficient of the internal 3kΩ resistors is approximately ±25ppm/°C. Accuracy and TCR of the external  $R_G$  will also contribute to gain error and

temperature drift. These effects can be inferred from the gain equation. Make a short, direct connection to the gain set resistor,  $R_G$ . Avoid running output signals near these sensitive input nodes.

## NOISE PERFORMANCE

The INA163 provides very low-noise with low-source impedance. Its 1nV/√Hz voltage noise delivers near-theoretical noise performance with a source impedance of 200Ω. The input stage design used to achieve this low noise, results in relatively high input bias current and input bias current noise. As a result, the INA163 may not provide the best noise performance with a source impedance greater than 10kΩ. For source impedance greater than 10kΩ, other instrumentation amplifiers may provide improved noise performance.




FIGURE 1. Basic Circuit Connections.

## INPUT CONSIDERATIONS

Very low source impedance (less than  $10\Omega$ ) can cause the INA163 to oscillate. This depends on circuit layout, signal source, and input cable characteristics. An input network consisting of a small inductor and resistor, as shown in Figure 2, can greatly reduce any tendency to oscillate. This is especially useful if a variety of input sources are to be connected to the INA163. Although not shown in other figures, this network can be used as needed with all applications shown.




FIGURE 2. Input Stabilization Network.




FIGURE 3. Offset Voltage Adjustment Circuit.

## OFFSET VOLTAGE TRIM

A variable voltage applied to pin 10, as shown in Figure 3, can be used to adjust the output offset voltage. A voltage applied to pin 10 is summed with the output signal. An op amp connected as a buffer is used to provide a low impedance at pin 10 to assure good common-mode rejection.

## OUTPUT SENSE

An output sense terminal allows greater gain accuracy in driving the load. By connecting the sense connection at the load,  $I \cdot R$  voltage loss to the load is included inside the feedback loop. Current drive can be increased by connecting a buffer amp inside the feedback loop, as shown in Figure 4.




FIGURE 4. Buffer for Increase Output Current.




FIGURE 5. Phantom-Powered Microphone Preamplifier.

## MICROPHONE AMPLIFIER

Figure 5 shows a typical circuit for a professional microphone input amplifier. R<sub>1</sub> and R<sub>2</sub> provide a current path for conventional 48V phantom power source for a remotely located microphone. An optional switch allows phantom power to be disabled. C<sub>1</sub> and C<sub>2</sub> block the phantom power voltage from the INA163 input circuitry. Non-polarized capacitors should be used for C<sub>1</sub> and C<sub>2</sub> if phantom power is to be disabled. For additional input protection against ESD and hot-plugging, four 1N4148 diodes may be connected from the input to supply lines.

R<sub>4</sub> and R<sub>5</sub> provide a path for input bias current of the INA163. Input offset current (typically 100nA) creates a DC differential input voltage that will produce an output

offset voltage. This is generally the dominant source of output offset voltage in this application. With a maximum gain of 1000 (60dB), the output offset voltage can be several volts. This may be entirely acceptable if the output is AC-coupled into the subsequent stage. An alternate technique is shown in Figure 5. An inexpensive FET-input op amp in a feedback loop drives the DC output voltage to 0V. A<sub>2</sub> is not in the audio signal path and does not affect signal quality.

Gain is set with a variable resistor, R<sub>7</sub>, in series with R<sub>6</sub>. R<sub>6</sub> determines the maximum gain. The total resistance, R<sub>6</sub> + R<sub>7</sub>, determines the lowest gain. A special reverse-log taper potentiometer for R<sub>7</sub> can be used to create a linear change (in dB) with rotation.



**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
INA163UA	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	NIPDAU	Level-3-260C-168 HR	-40 to 85	INA163UA	<a href="#">Samples</a>
INA163UA/2K5	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-3-260C-168 HR	-40 to 85	INA163UA	<a href="#">Samples</a>
INA163UA/2K5E4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-3-260C-168 HR	-40 to 85	INA163UA	<a href="#">Samples</a>
INA163UAE4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	NIPDAU	Level-3-260C-168 HR	-40 to 85	INA163UA	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**
**REEL DIMENSIONS**

**TAPE DIMENSIONS**


A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

**TAPE AND REEL INFORMATION**

\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
INA163UA/2K5	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1

**TAPE AND REEL BOX DIMENSIONS**



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
INA163UA/2K5	SOIC	D	14	2500	367.0	367.0	38.0

D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



4040047-5/M 06/11

- NOTES:
- A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - $\triangle C$  Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
  - $\triangle D$  Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
  - E. Reference JEDEC MS-012 variation AB.

D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- NOTES:
- All linear dimensions are in millimeters.
  - This drawing is subject to change without notice.
  - Publication IPC-7351 is recommended for alternate designs.
  - Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  - Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale ([www.ti.com/legal/termsofsale.html](http://www.ti.com/legal/termsofsale.html)) or other applicable terms available either on [ti.com](http://ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2020, Texas Instruments Incorporated