











TPD12S520 SLVS640F-OCTOBER 2007-REVISED FEBRUARY 2015

TPD12S520 Single-Chip HDMI Receiver Port Protection and Interface Device

Features

- IEC 61000-4-2 Level 4 ESD Protection
 - ±8-kV Contact Discharge on External Lines
- Single-Chip ESD Solution for HDMI Driver
- 12 Channel ESD Protection Diodes
- Supports All HDMI 1.3 and HDMI 1.4b Data Rates (-3 dB Frequency > 3 GHz)
- 0.8-pF Capacitance for the High Speed TMDS
- 0.05-pF Matching Capacitance Between the Differential Signal Pair
- 38-Pin TSSOP Provides Seamless Layout Option with HDMI Connector
- 24-Pin WQFN Package for Space Constrained Applications
- **Backdrive Protection**
- Lead-Free Package

Applications

- Video Interface
- Consumer Electronics
- Displays and Digital Televisions
- Handheld Displays

3 Description

The TPD12S520 is a single-chip electro-static discharge (ESD) circuit protection device for the highdefinition multimedia interface (HDMI) receiver port. While providing ESD protection with transient voltage suppression (TVS) diodes, the TVS protection adds little or no additional glitch in the high-speed differential signals. The high-speed transition minimized differential signaling (TMDS) protection lines add only 0.8-pF capacitance.

The low-speed control lines offer voltage-level shifting to eliminate the need for an external voltage levelshifter IC. The control line TVS diodes add 3.5-pF capacitance to the control lines. The 38-pin DBT package offers a seamless layout routing option to eliminate the routing glitch for the differential signal pairs. The DBT package pitch (0.5 mm) matches with the HDMI connector pitch. In addition, the pin mapping follows the same order as the HDMI connector pin mapping. This HDMI receiver port and interface protection device is designed specifically for HDMI receiver-interface protection. The 24-pin RMN package offers flow through routing using only two layers for highly integrated, spaceefficient full HDMI protection.

Device Information⁽¹⁾

DEVICE NAME	PACKAGE	BODY SIZE (NOM)		
TDD420520	TSSOP (38)	6.40 mm × 9.70 mm		
TPD12S520	WQFN (24)	4.50 mm × 1.50 mm		

(1) For all available packages, see the orderable addendum at the end of the datasheet.

Circuit Protection Scheme






Table of Contents

1	Features 1	7.3 Feature Description	8
2	Applications 1	7.4 Device Functional Modes	8
3	Description 1	8 Application and Implementation	9
4	Revision History	8.1 Application Information	9
5	Pin Configuration and Functions 3	8.2 Typical Application	9
6	Specifications4	9 Power Supply Recommendations	10
•	6.1 Absolute Maximum Ratings	10 Layout	11
	6.2 ESD Ratings	10.1 Layout Guidelines	11
	6.3 Recommended Operating Conditions	10.2 Layout Example	11
	6.4 Thermal Information	11 Device and Documentation Support	12
	6.5 Electrical Characteristics	11.1 Trademarks	12
	6.6 Typical Characteristics6	11.2 Electrostatic Discharge Caution	12
7	Detailed Description 7	11.3 Glossary	12
	7.1 Overview	12 Mechanical, Packaging, and Orderable	
	7.2 Functional Block Diagram	Information	12

4 Revision History


7	Nevision mistory	
Ch	nanges from Revision E (September 2014) to Revision F	Page
•	Added clarification to HDMI data rates	1
<u>•</u>	Added clarification to HDMI data rates.	8
Ch	nanges from Revision D (December 2013) to Revision E	Page
•	Added Pin Configuration and Functions section, Handling Rating table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	1
Ch	nanges from Revision C (April 2009) to Revision D	Page
•	Added new application to Applications section.	1
•	Added RMN Package to Datasheet.	
•	Updated RMN Package.	
•	Updated Pin Description Table.	4

Submit Documentation Feedback

Copyright © 2007–2015, Texas Instruments Incorporated



5 Pin Configuration and Functions



Pin Functions

NAME	PIN NO.	TVDE	ESD	DESCRIPTION	
NAME	DBT	RMN	TYPE	LEVEL	DESCRIPTION
5V_SUPPLY	1	12	PWR	2 kV ⁽¹⁾	Bias for TMDS protection
LV_SUPPLY	2	13	PWR	2 kV ⁽¹⁾	Bias for CE/DDC/HOTPLUG level shifters
GND, TMDS_GND	3, 5, 8, 11,14, 25, 28, 31, 34, 36	6, 9, 10, 14, 17	GND	NA	TMDS ESD and parasitic GND return ⁽²⁾
TMDS_D2+	4, 35	18	Ю	8 kV (3)	TMDS 0.8-pF ESD protection ⁽⁴⁾
TMDS_D2-	6, 33	19	Ю	8 kV ⁽³⁾	TMDS 0.8-pF ESD protection ⁽⁴⁾
TMDS_D1+	7, 32	15	Ю	8 kV ⁽³⁾	TMDS 0.8-pF ESD protection ⁽⁴⁾
TMDS_D1-	9, 30	16	Ю	8 kV ⁽³⁾	TMDS 0.8-pF ESD protection ⁽⁴⁾
TMDS_D0+	10, 29	8	Ю	8 kV ⁽³⁾	TMDS 0.8-pF ESD protection ⁽⁴⁾
TMDS_D0-	12, 27	7	Ю	8 kV ⁽³⁾	TMDS 0.8-pF ESD protection ⁽⁴⁾
TMDS_CK+	13, 26	5	Ю	8 kV ⁽³⁾	TMDS 0.8-pF ESD protection ⁽⁴⁾
TMDS_CK-	15, 24	4	Ю	8 kV ⁽³⁾	TMDS 0.8-pF ESD protection ⁽⁴⁾
CE_REMOTE_IN	16	20	Ю	2 kV ⁽¹⁾	LV_SUPPLY referenced logic level into ASIC
DDC_CLK_IN	17	21	Ю	2 kV ⁽¹⁾	LV_SUPPLY referenced logic level into ASIC
DDC_DAT_IN	18	22	Ю	2 kV ⁽¹⁾	LV_SUPPLY referenced logic level into ASIC
HOTPLUG_DET_IN	19	23	Ю	2 kV ⁽¹⁾	LV_SUPPLY referenced logic level into ASIC
HOTPLUG_DET_OUT	20	24	Ю	8 kV ⁽³⁾	5 V_SUPPLY referenced logic level out, plus 3.5-pF ESD ⁽⁵⁾ to connector

⁽¹⁾ Human body model (HBM) per MIL-STD-883, Method 3015, C_{DISCHARGE} = 100 pF, R_{DISCHARGE} = 1.5 kΩ, 5V_SUPPLY and LV_SUPPLY within recommended operating conditions, GND = 0 V, and ESD_BYP (pin 37) and HOTPLUG_DET_OUT (pin 20) each bypassed with a 0.1-μF ceramic capacitor connected to GND.

⁽²⁾ These pins should be routed directly to the associated GND pins on the HDMI connector, with single-point ground vias at the connector.

⁽³⁾ Standard IEC 61000-4-2, C_{DISCHARGE} = 150 pF, R_{DISCHARGE} = 330 Ω, 5V_SUPPLY and LV_SUPPLY within recommended operating conditions, GND = 0 V, and ESD_BYP (pin 37) and HOTPLUG_DET_OUT (pin 20) each bypassed with a 0.1-μF ceramic capacitor connected to GND.

⁴⁾ These two pins must be connected together inline on the PCB.

⁽⁵⁾ This output can be connected to an external 0.1-µF ceramic capacitor, resulting in an increased ESD withstand voltage rating.



Pin Functions (continued)

NAME	PIN NO.		TYPE	ESD	DESCRIPTION
NAIVIE	DBT	RMN	ITPE	LEVEL	DESCRIPTION
DDC_DAT_OUT	21	1	Ю	8 kV ⁽³⁾	5 V_SUPPLY referenced logic level out, plus 3.5-pF ESD to connector
DDC_CLK_OUT	22	2	Ю	8 kV ⁽³⁾	5 V_SUPPLY referenced logic level out, plus 3.5-pF ESD to connector
CE_REMOTE_OUT	23	3	Ю	8 kV ⁽³⁾	5 V_SUPPLY referenced logic level out, plus 3.5-pF ESD to connector
ESD_BYP	37	11	Ю	2 kV ⁽¹⁾	ESD bypass. This pin must be connected to a 0.1-µF ceramic capacitor.
NC	38			NA	No connection

6 Specifications

6.1 Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V _{5V_SUPPLY}	Supply voltage	-0.3	6	V
V _{I/O}	DC voltage at any channel input	-0.5	6	V
T _A	Operating Free Air Temperature	-40	85	°C
T _{stg}	Storage temperature range	-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

				VALUE	UNIT
V _(ESD) Electrostation	Electrostatic discharge	Human body model (HBM), per MIL-STD-883, Method 3015, $C_{DISCHARGE}$ = 100 pF, $R_{DISCHARGE}$ = 1.5 kΩ ⁽¹⁾	See Pin Configuration and Functions	±2000	V
		IEC 61000-4-2 Contact Discharge ⁽²⁾		±8000	

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible with the necessary precautions.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	TYP	MAX	UNIT
T _A	Operating free-air temperature	-40		85	°C
5V_SUPPLY	Operating supply voltage	GND	5	5.5	V
LV_SUPPLY	Bias supply voltage	1	3.3	5.5	V

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 250-V CDM is possible with the necessary precautions.



6.4 Thermal Information

		TPD1		
	THERMAL METRIC ⁽¹⁾	DBT	RMN	UNIT
		38 PINS	24 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	83.6	80.8	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	29.8	36.4	
$R_{\theta JB}$	Junction-to-board thermal resistance	44.7	27.1	°C/W
ΨЈТ	Junction-to-top characterization parameter	2.9	1.4	
Ψ_{JB}	Junction-to-board characterization parameter	44.1	27.0	

⁽¹⁾ For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

6.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
I _{5V}	Operating supply current	5V_SUPPLY = 5 V		1	5	μΑ		
I _{LV}	Bias supply current	LV_SUPPLY = 3.3 V		1	2	mA		
l _{OFF}	OFF-state leakage current, level-shifting NFET	LV_SUPPLY = 0 V				0.1	1	μΑ
I _{BACK} DRIVE	Current conducted from output pins to V_SUPPLY rails when powered down	5V_SUPPLY < V _{CH_OUT}	TMDS_D[2:0]+/-, TMDS_CK+/-, CE_REMOTE_OUT, DDC_DAT_OUT, DDC_CLK_OUT, HOTPLUG_DET_OUT			0.1	5	μА
V _{ON}	Voltage drop across level-shifting NFET when ON	LV_SUPPLY = 2.5 V, V _S =	75	95	140	mV		
V Diada famuard valtage		I _F = 8 mA,			1		V	
V_{F}	Diode forward voltage	$T_A = 25^{\circ}C^{(1)}$	Bottom diode	Bottom diode				
V _{CL}	Channel clamp voltage at	$TA = 25^{\circ}C^{(1)(2)}$	Positive transients			9		V
VCL	±8 kV HBM ESD	TA = 25 C · · · ·	Negative transients		-9		V	
R_{DYN}	Dynamic resistance	I = 1 A, T _A = 25°C ⁽³⁾		0.6		Ω		
INDYN	Dynamic resistance	1 - 1 A, 1 _A - 25 0 · ·	Negative transients			0.5		12
I _{LEAK}	TMDS channel leakage current	$T_A = 25^{\circ}C^{(1)}$				0.01	1	μΑ
C _{IN} , TMDS	TMDS channel input capacitance	$5V_SUPPLY = 5 V$, Measur $V_{BIAS} = 2.5 V^{(1)}$		0.8	1.0	pF		
ΔC_{IN} , TMDS	TMDS channel input capacitance matching	$5V_SUPPLY = 5 V$, Measur $V_{BIAS} = 2.5 V^{(1)(4)}$		0.05		pF		
C _{MUTUAL}	Mutual capacitance between signal pin and adjacent signal pin	$5V_SUPPLY= 0 V$, Measur $V_{BIAS} = 2.5 V^{(1)}$		0.07		pF		
	Level-shifting input	EV SUDDIV- OV Massur	DDC		3.5	4		
C_{IN}	capacitance, capacitance	5V_SUPPLY= 0 V, Measured at 100 KHz, $V_{BIAS} = 2.5 \ V^{(1)}$				3.5	4	pF
	to GND	VBIAS = 2.5 V		HP		3.5	4	


Copyright © 2007-2015, Texas Instruments Incorporated

This parameter is specified by design and verified by device characterization Human-Body Model (HBM) per MIL-STD-883, Method 3015, $C_{DISCHARGE}$ = 100 pF, $R_{DISCHARGE}$ = 1.5 k Ω These measurements performed with no external capacitor on ESD_BYP.

Intrapair matching, each TMDS pair (i.e., D+, D-)



6.6 Typical Characteristics



Submit Documentation Feedback

Copyright © 2007–2015, Texas Instruments Incorporated



7 Detailed Description


7.1 Overview

The TPD12S520 is a single-chip ESD solution for the HDMI receiver port. In many cases the core ICs, such as the scalar chipset, may not have robust ESD cells to sustain system-level ESD strikes. In these cases, the TPD12S520 provides the desired system-level ESD protection, such as the IEC61000-4-2 (Level 4) ESD, by absorbing the energy associated with the ESD strike.

While providing the ESD protection, the TPD12S520 adds little or no additional glitch in the high-speed differential signals (see Figure 7 and Figure 8). The high-speed TMDS lines add only 0.8-pF capacitance to the lines. In addition, the monolithic integrated circuit technology ensures that there is excellent matching between the two-signal pair of the differential line. This is a direct advantage over discrete ESD clamp solutions where variations between two different ESD clamps may significantly degrade the differential signal quality.

The low-speed control lines offer voltage-level shifting to eliminate the need for an external voltage level-shifter IC. The control line ESD clamps add 3.5-pF capacitance to the control lines. The 38-pin DBT package offers a seamless layout routing option to eliminate the routing glitch for the differential signal pairs. DBT package pitch (0.5 mm) matches with HDMI connector pitch. In addition, pin mapping follows the same order as the HDMI connector pin mapping. The 24-pin RMN package offers flow through routing using only two layers for highly integrated, space-efficient full HDMI protection.

7.2 Functional Block Diagram





7.3 Feature Description

7.3.1 ±8-kV Contact ESD Protection on External Lines

In many cases, the core ICs, such as the scalar chipset, may not have robust ESD cells to sustain system-level ESD strikes. In these cases, the TPD12S520 provides the desired system-level ESD protection, such as the IEC61000-4-2 (Level 4) ESD, by absorbing the energy associated with the ESD strike.

7.3.2 Single-Chip ESD Solution for HDMI Driver

TPD12S520 provides a complete ESD protection scheme for an HDMI 1.4 compliant port. The monolithic integrated circuit technology ensures that there is excellent matching between the two-signal pair of the differential line. This is a direct advantage over discrete ESD clamp solutions where variations between two different ESD clamps may significantly degrade the differential signal quality. The 38-pin DBT package offers a seamless layout routing option to eliminate the routing glitch for the differential signal pair.

7.3.3 Supports All HDMI 1.3 and HDMI 1.4b Data Rates

The high-speed TMDS pins of the TPD12S520 add only 0.8 pF of capacitance to the TMDS lines. Excellent intrapair capacitance matching of 0.05 pF provides ultra low intra-pair skew. Insertion loss -3 dB point > 3 GHz provides enough bandwidth to pass all HDMI 1.4b TMDS data rates.

7.3.4 38-Pin TSSOP Provides Seamless Layout Option With HDMI Connector

The 38-pin DBT package offers seamless layout routing option to eliminate the routing glitch for the differential signal pair. DBT package pitch (0.5 mm) matches with HDMI connector pitch. In addition, pin mapping follows the same order as the HDMI connector pin mapping. This HDMI receiver port protection and interface device is specifically designed for next-generation HDMI receiver protection.

7.3.5 24-Pin WQFNPackage for Space Constrained Applications

The 24-pin RMN package offers flow through routing using only two layers for highly integrated, space-efficient full HDMI protection.

7.3.6 Integrated Level Shifting for the Control Lines

The low-speed control lines offer voltage-level shifting to eliminate the need for an external voltage level-shifter IC. The control line ESD clamps add 3.5-pF capacitance to the control lines.

7.3.7 Backdrive Protection

Backdrive protection is offered on the connector side pins.

7.3.8 Lead-Free Package

Lead-Free Package for RoHS Compliance.

7.4 Device Functional Modes

TPD12S520 is active with the conditions in the *Recommended Operating Conditions* met. The bi-directional voltage-level translators provide non-inverting level shifting from either 5V (for SDA , SCL, HPD), or 3.3 V (for CEC) on the connector side to V_{LV} on the system side. Each connector side pin has an ESD clamp that triggers when voltages are above V_{BR} or below the lower diode's V_f . During ESD events, voltages as high as ± 8 -kV (contact ESD) can be directed to ground via the internal diode network. Once the voltages on the protected line fall below these trigger levels (usually within 10's of nano-seconds), these pins revert to a non-conductive state.

Product Folder Links: TPD12S520



8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

TPD12S520 provides IEC61000-4-2 Level 4 Contact ESD rating to the HDMI 1.4 receiver port. Integrated voltage-level shifting reduces the board space needed to implement the control lines.

8.2 Typical Application

TPD12S520 is designed to protect a typical HDMI 1.4 receiver port. Refer to Figure 6 for a typical schematic. The eight TMDS data lines (D2+/-, D1+/-, D0+/-, CLK+/-) each have two pins on TPD12S520 to connect to. The TMDS data lines flow through their respective pin pairs, attaching to the passive ESD protection circuitry.




Figure 6. TPD12S520 Configured with an HDMI 1.4 Receiver Port

8.2.1 Design Requirements

For this example, use the following table as input parameters:

DESIGN PARAMETERS	EXAMPLE VALUE
Voltage on 5V_SUPPLY	4.5 V - 5.5 V
Voltage on LV_SUPPLY	1.7 V - 1.9 V

Product Folder Links: TPD12S520


ts Incorporated Submit Documentation Feedback



8.2.2 Detailed Design Procedure

To begin the design process the designer needs to know the 5V_SUPPLY voltage range and the logic level, LV_SUPPLY, voltage range.

8.2.3 Application Curves



9 Power Supply Recommendations

This device is designed to operate from an input voltage range of between 1.0 V and 5.5 V. This input supply should be well regulated. If the input supply is more than a few inches from TPD12S520 additional bulk capacitance may be required in addition to the ceramic bypass capacitors. Otherwise, the device is a passive ESD protection device and there is no need to power it. Care should be taken to not violate the maximum voltage specifications to ensure that the device functions properly. The 5V_SUPPLY TVS diode can tolerate up to 6 V.



10 Layout

10.1 Layout Guidelines

- The optimum placement is as close to the connector as possible.
 - EMI during an ESD event can couple from the trace being struck to other nearby unprotected traces, resulting in early system failures.
 - The PCB designer needs to minimize the possibility of EMI coupling by keeping any unprotected traces away from the protected traces which are between the TVS and the connector.
- Route the protected traces as straight as possible.
- Eliminate any sharp corners on the protected traces between the TVS and the connector by using rounded corners with the largest radii possible.
 - Electric fields tend to build up on corners, increasing EMI coupling.

10.2 Layout Example




Figure 10. TPD12S520DBT Layout Example

Use external and internal ground planes and stitch them together with VIAs as close to the GND pins of TPD12S520 as possible. This allows for a low impedance path to ground so that the device can properly dissipate an ESD event.

Copyright © 2007–2015, Texas Instruments Incorporated



11 Device and Documentation Support

11.1 Trademarks

All trademarks are the property of their respective owners.

11.2 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGE OPTION ADDENDUM

6-Feb-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPD12S520DBTR	ACTIVE	TSSOP	DBT	38	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	PN520	Samples
TPD12S520RMNR	ACTIVE	WQFN	RMN	24	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-3-260C-168 HR	-40 to 85	P520S	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





6-Feb-2020

PACKAGE MATERIALS INFORMATION

www.ti.com 22-Feb-2016

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPD12S520DBTR	TSSOP	DBT	38	2000	330.0	16.4	6.9	10.2	1.8	12.0	16.0	Q1
TPD12S520RMNR	WQFN	RMN	24	3000	330.0	12.4	1.8	4.8	0.95	8.0	12.0	Q1


www.ti.com 22-Feb-2016



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins SPQ		Length (mm)	Width (mm)	Height (mm)	
TPD12S520DBTR	TSSOP	DBT	38	2000	367.0	367.0	38.0	
TPD12S520RMNR	WQFN	RMN	24	3000	338.0	355.0	50.0	

SMALL OUTLINE PACKAGE




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





PLASTIC QUAD FLATPACK - NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated