

BGU8062

low-noise high-linearity amplifier

Rev. 2 — 24 January 2017 Product data sheet

1 General description

The BGU8062 is, also known as the BTS3001M, a high linearity bypass amplifier for wireless infrastructure applications. The BGU8062 is equipped with fast shutdown to support TDD systems. The LNA has a high input and output return loss and is designed to operate between 1.5 GHz and 2.7 GHz. It is housed in a 3 mm × 3 mm × 0.85 mm 10-terminal plastic thin small outline package. The LNA is ESD protected on all terminals.

2 Features and benefits

- Low noise performance: NF = 1.3 dB
- High linearity performance: $IP3_O$ = 36 dBm
- High input return loss > 12 dB
- High output return loss > 15 dB
- Unconditionally stable up to 20 GHz
- Small 10-terminal leadless package 3 mm × 3 mm × 0.85 mm
- ESD protection on all terminals
- Moisture sensitivity level 1
- Fast shut down to support TDD systems
- +5 V single supply

3 Applications

- Wireless infrastructure
- Low noise and high linearity applications
- LTE, W-CDMA, CDMA, GSM
- General-purpose wireless applications
- TDD or FDD systems
- Suitable for small cells

4 Quick reference data

Table 1. Quick reference data

f = 1900 MHz; V_{CC} = 5 V; T_{amb} = 25 °C; input and output 50 Ω; unless otherwise specified. All RF parameters are measured on an application board with the circuit as shown in Figure 29 and components listed in Table 9 implemented. This board is optimized for f = 1900 MHz.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
I_{CC}	supply current	LNA enable; bypass off	-	70	85	mA
		LNA disable; bypass on	-	3	5	mA
G_{ass}	associated gain	LNA enable; bypass off	17	18.5	20	dB
		LNA disable; bypass on	-2.0	-1.6	-	dB
NF	noise figure	LNA enable; bypass off [1]	-	1.3	2.0	dB
$P_{L(1dB)}$	output power at 1 dB gain compression	LNA enable; bypass off	18.5	20	-	dBm
$IP3_O$	output third-order intercept point	2-tone; tone spacing = 1 MHz;P_L = 5 dBm per tone				
		• LNA enable; bypass off	33.5	36	-	dBm
		• LNA disable; bypass on [2]	40	44	-	dBm

[1] Connector and Printed-Circuit Board (PCB) losses have been de-embedded.
[2] Guaranteed by device design; not tested in production.

5 Ordering information

Table 2. Ordering information

Type number	Package		
	Name	Description	Version
BGU8062	HVSON10	plastic thermal enhanced very thin small outline package;no leads; 10 terminals; body 3 × 3 × 0.85 mm	SOT650-2

6 Block diagram





Figure 1. Block diagram

All information provided in this document is subject to legal disclaimers.

© NXP Semiconductors N.V. 2017. All rights reserved.

7 Pinning information

7.1 Pinning



Transparent top view

Figure 2. Pin configuration

7.2 Pin description

Table 3. Pin description

Symbol	Pin	Description
VCTRL2	1	voltage control 2
i.c.	2, 4, 9	internally connected, can be grounded or left open in the application
RF_IN	3	RF input
n.c.	5	not connected
V_{CC}	6	supply voltage
n.c.	7	not connected
RF_OUT	8	RF output
VCTRL1	10	voltage control 1
GND	exposed die pad	ground

All information provided in this document is subject to legal disclaimers.

© NXP Semiconductors N.V. 2017. All rights reserved.

8 Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). See Section 16.3 "Disclaimers", paragraph "Limiting values".

Symbol	Parameter	Conditions	Min	Max	Unit
V_{CC}	supply voltage		-	6	V
$V_{I(CTRL1)}$	input voltage on pin CTRL1		-	3.6	V
$V_{I(CTRL2)}$	input voltage on pin CTRL2		-	3.6	V
$P_{i(RF)CW}$	continuous waveform RF input power		-	20	dBm
T_{stg}	storage temperature		-40	+150	°C
T_j	junction temperature		-	150	°C
P	power dissipation	$T_{case} \leq 125$ °C [1]	-	510	mW
V_{ESD}	electrostatic discharge voltage	Human Body Model (HBM); according to ANSI/ESDA/JEDEC standard JS-001-2010	-	2.0	kV
		Charged Device Model (CDM); according to JEDEC standard 22-C101B	-	1.0	kV

[1] Case is ground solder pad.

9 Recommended operating conditions

Table 5. Characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V_{CC}	supply voltage		4.75	5	5.25	V
Z_0	characteristic impedance		-	50	-	Ω

10 Thermal characteristics

Table 6. Thermal characteristics

Symbol	Parameter	Conditions	Typ	Unit
$R_{th(j\text{-}case)}$	thermal resistance from junction to case	[1] [2]	55	K/W

[1] Case is ground solder pad.
[2] Thermal resistance measured using infrared measurement technique, device mounted on application board and placed in still air.

11 Characteristics

Table 7. Characteristics

f = 1900 MHz; V_{CC} = 5 V; T_{amb} = 25 °C; input and output 50 Ω; unless otherwise specified. All RF parameters are measured on an application board with the circuit as shown in Figure 29 and components listed in Table 9 implemented. This board is optimized for f = 1900 MHz.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
I_{CC}	supply current	LNA enable; bypass off	-	70	85	mA
		LNA disable; bypass on	-	3	5	mA

All information provided in this document is subject to legal disclaimers.

© NXP Semiconductors N.V. 2017. All rights reserved.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
G_{ass}	associated gain	LNA enable; bypass off	17	18.5	20	dB
		LNA disable; bypass on	-2.0	-1.6	-	dB
		f = 2600 MHz; LNA enable; bypass off	14	15.5	17	dB
G_{flat}	gain flatness	within 100 MHz bandwidth; LNA enable; bypass off				
		• 1500 MHz ≤ f ≤ 2700 MHz	-	0.6	-	dB
		• 1900 MHz ≤ f ≤ 2700 MHz	-	0.5	-	dB
NF	noise figure	LNA enable; bypass off [1]	-	1.3	2.0	dB
ΔG	gain variation	1900 MHz ≤ f ≤ 2700 MHz	-	3.1	-	dB
$P_{L(1dB)}$	output power at 1 dB gain compression	LNA enable; bypass off	18.5	20	-	dBm
$IP3_O$	output third-order intercept point	2-tone; tone spacing = 1 MHz; P_L = 5 dBm per tone				
		• LNA enable; bypass off	33.5	36	-	dBm
		• LNA disable; bypass on [2]	40	44	-	dBm
RL_{in}	input return loss	LNA enable; bypass off	-	12	-	dB
		LNA disable; bypass on	-	15	-	dB
RL_{out}	output return loss		-	15	-	dB
ISL	isolation	LNA disable; bypass off	20	30	-	dB
		LNA enable; bypass off	15	20	-	dB
$t_{s(pon)}$	power-on settling time	P_i = -20 dBm	-	0.8	1.0	µs
$t_{s(poff)}$	power-off settling time	P_i = -20 dBm	-	0.8	1.0	µs
K	Rollett stability factor	both on state and off state up to f = 20 GHz	1	-	-	

[1] Connector and Printed-Circuit Board (PCB) losses have been de-embedded.
[2] Guaranteed by device design; not tested in production.

Table 8. Control truth table

V_{CC} = 5 V; T_{amb} = 25 °C.


Control signal setting [1]		Mode of operation	
CTRL2 (pin 1)	CTRL1 (pin 10)	LNA	bypass
HIGH	LOW	disable	on
HIGH	HIGH	disable	on
LOW	LOW	enable	off
LOW	HIGH	disable	off

[1] A logic LOW is the result of an input voltage on that specific pin between -0.3 V and +0.7 V.
A logic HIGH is the result of an input voltage on that specific pin between 1.2 V and 3.6 V.

All information provided in this document is subject to legal disclaimers.


© NXP Semiconductors N.V. 2017. All rights reserved.

11.1 Graphs




V_{CC}= 5 V; gain mode.
(1) T_{amb}=-40°C
(2) T_{amb}= +25°C
(3) T_{amb}= +95°C

Figure 3. Power gain as a function of frequency; typical values




T_{amb}= 25°C; gain mode.
(1) V_{CC}= 4.75 V
(2) V_{CC}= 5.0 V
(3) V_{CC}= 5.25 V

Figure 4. Power gain as a function of frequency; typical values



V_{CC}= 5 V; bypass mode.
(1) T_{amb}=-40°C
(2) T_{amb}= +25°C
(3) T_{amb}= +95°C

Figure 5. Power gain as a function of frequency; typical values




T_{amb}= 25°C; bypass mode.
(1) V_{CC}= 4.75 V
(2) V_{CC}= 5.0 V
(3) V_{CC}= 5.25 V

Figure 6. Power gain as a function of frequency; typical values


All information provided in this document is subject to legal disclaimers.

© NXP Semiconductors N.V. 2017. All rights reserved.




V_{CC}= 5 V; gain mode.
(1) T_{amb}=-40°C
(2) T_{amb}= +25°C
(3) T_{amb}= +95°C

Figure 7. Noise figure as a function of frequency; typical values




T_{amb}= 25°C; gain mode.
(1) V_{CC}= 4.75 V
(2) V_{CC}= 5.0 V
(3) V_{CC}= 5.25 V

Figure 8. Noise figure as a function of frequency; typical values



V_{CC}= 5 V; gain mode.
(1) T_{amb}=-40°C
(2) T_{amb}= +25°C
(3) T_{amb}= +95°C

Figure 9. Input return loss as a function of frequency; typical values




T_{amb}= 25°C; gain mode.
(1) V_{CC}= 4.75 V
(2) V_{CC}= 5.0 V
(3) V_{CC}= 5.25 V

Figure 10. Input return loss as a function of frequency; typical values


All information provided in this document is subject to legal disclaimers.

© NXP Semiconductors N.V. 2017. All rights reserved.




V_{CC}= 5 V; bypass mode.
(1) T_{amb}=-40°C
(2) T_{amb}= +25°C
(3) T_{amb}= +95°C

Figure 11. Input return loss as a function of frequency; typical values




T_{amb}= 25°C; bypass mode.
(1) V_{CC}= 4.75 V
(2) V_{CC}= 5.0 V
(3) V_{CC}= 5.25 V

Figure 12. Input return loss as a function of frequency; typical values



V_{CC}= 5 V; gain mode.
(1) T_{amb}=-40°C
(2) T_{amb}= +25°C
(3) T_{amb}= +95°C

Figure 13. Output return loss as a function of frequency; typical values




T_{amb}= 25°C; gain mode.
(1) V_{CC}= 4.75 V
(2) V_{CC}= 5.0 V
(3) V_{CC}= 5.25 V

Figure 14. Output return loss as a function of frequency; typical values


All information provided in this document is subject to legal disclaimers.

© NXP Semiconductors N.V. 2017. All rights reserved.




V_{CC}= 5 V; bypass mode.
(1) T_{amb}=-40°C
(2) T_{amb}= +25°C
(3) T_{amb}= +95°C

Figure 15. Output return loss as a function of frequency; typical values




T_{amb}= 25°C; bypass mode.
(1) V_{CC}= 4.75 V
(2) V_{CC}= 5.0 V
(3) V_{CC}= 5.25 V

Figure 16. Output return loss as a function of frequency; typical values



V_{CC}= 5 V; isolation mode.
(1) T_{amb}=-40°C
(2) T_{amb}= +25°C
(3) T_{amb}= +95°C

Figure 17. Isolation as a function of frequency; typical values




T_{amb}= 25°C; isolation mode.
(1) V_{CC}= 4.75 V
(2) V_{CC}= 5.0 V
(3) V_{CC}= 5.25 V

Figure 18. Isolation as a function of frequency; typical values

All information provided in this document is subject to legal disclaimers.

© NXP Semiconductors N.V. 2017. All rights reserved.



V_{CC}= 5 V; T_{amb}= 25°C; gain mode.


(1) S_{11}

(2) S_{21}

(3) S_{12}

(4) S_{22}

Figure 19. Wideband S-parameters as a function of frequency; typical values



V_{CC}= 5 V; T_{amb}= 25°C; bypass mode.


(1) S_{11}

(2) S_{21}

(3) S_{12}

(4) S_{22}

Figure 20. Wideband S-parameters as a function of frequency; typical values



V_{CC}= 5 V; T_{amb}= 25°C; isolation mode.


(1) S_{11}

(2) S_{21}

(3) S_{12}

(4) S_{22}

Figure 21. Wideband S-parameters as a function of frequency; typical values



V_{CC}= 5 V; gain mode.

(1) T_{amb}=-40°C


(2) T_{amb}= +25°C

(3) T_{amb}= +95°C

Figure 22. Rollett stability factor as a function of frequency; typical values


All information provided in this document is subject to legal disclaimers.

© NXP Semiconductors N.V. 2017. All rights reserved.




V_{CC}= 5 V; gain mode.
(1) T_{amb}=-40°C
(2) T_{amb}= +25°C
(3) T_{amb}= +95°C

Figure 23. Output third-order intercept point as a function of frequency; typical values




T_{amb}= 25°C; gain mode.
(1) V_{CC}= 4.75 V
(2) V_{CC}= 5.0 V
(3) V_{CC}= 5.25 V

Figure 24. Output third-order intercept point as a function of frequency; typical values



V_{CC}= 5 V; bypass mode.
(1) T_{amb}=-40°C
(2) T_{amb}= +25°C
(3) T_{amb}= +95°C

Figure 25. Output third-order intercept point as a function of frequency; typical values




T_{amb}= 25°C; bypass mode.
(1) V_{CC}= 4.75 V
(2) V_{CC}= 5.0 V
(3) V_{CC}= 5.25 V

Figure 26. Output third-order intercept point as a function of frequency; typical values


All information provided in this document is subject to legal disclaimers.

© NXP Semiconductors N.V. 2017. All rights reserved.



V_{CC}= 5 V; gain mode.
(1) T_{amb}=-40°C
(2) T_{amb}= +25°C
(3) T_{amb}= +95°C

Figure 27. Output power at 1 dB gain compression as a function of frequency; typical values




T_{amb}= 25°C; gain mode.
(1) V_{CC}= 4.75 V
(2) V_{CC}= 5.0 V
(3) V_{CC}= 5.25 V

Figure 28. Output power at 1 dB gain compression as a function of frequency; typical values

All information provided in this document is subject to legal disclaimers.

© NXP Semiconductors N.V. 2017. All rights reserved.

12 Application information



See Table 9 for a list of components.

Figure 29. Schematic of application board BGU8062

Table 9. List of components

See Figure 29 for schematics.


Component	Description	Value	Remarks
C1	capacitor	100 nF	
C2, C3	capacitor	100 pF	
C4	capacitor	1 nF	
C5	capacitor	-	optional
C6	capacitor	10 nF	
C7	capacitor	1 µF	
L1	inductor	15 nH	
R1, R2	resistor	1 kΩ	

All information provided in this document is subject to legal disclaimers.

© NXP Semiconductors N.V. 2017. All rights reserved.

13 Package outline

HVSON10: plastic thermal enhanced very thin small outline package; no leads; 10 terminals; 3 x 3 x 0.85 mm **SOT650-2**



Dimensions

Unit		$A^{(1)}$	A_1	b	c	$D^{(1)}$	D_h	$E^{(1)}$	E_h	e	e_1	K	L	v	w	y	y_1
mm	max	1.00	0.05	0.30		3.1	2.5	3.1	1.7			0.41	0.45				
	nom	0.85	0.03	0.25	0.2	3.0	2.4	3.0	1.6	0.5	2	0.35	0.35	0.1	0.05	0.08	0.1
	min	0.80	0.00	0.18		2.9	2.3	2.9	1.5			0.28	0.30				

Note
1. Plastic or metal protrusions of 0.075 mm maximum per side are not included.

sot650-2_po

Outline version	References				European projection	Issue date
	IEC	JEDEC	JEITA			
SOT650-2	- - -	MO-229	- - -			~~09-03-16~~ 09-03-18

Figure 30. Package outline SOT650-2 (HVSON10)

All information provided in this document is subject to legal disclaimers.

© NXP Semiconductors N.V. 2017. All rights reserved.

14 Abbreviations

Table 10. Abbreviations

Acronym	Description
CDMA	Code Division Multiple Access
ESD	ElectroStatic Discharge
FDD	Frequency-Division Duplexing
GSM	Global System for Mobile Communication
LNA	Low Noise Amplifier
LTE	Long Term Evolution
TDD	Time-Division Duplexing
W-CDMA	Wideband Code Division Multiple Access

15 Revision history

Table 11. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
BGU8062 v.2	20170124	Product data sheet	-	BGU8062 v.1
Modifications:	• Table 1 added: Min value to $IP3_O$ • added BTS3001M according to our new naming convention			
BGU8062 v.1	20150909	Product data sheet	-	-

All information provided in this document is subject to legal disclaimers.

© NXP Semiconductors N.V. 2017. All rights reserved.

16 Legal information

16.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.
[2] The term 'short data sheet' is explained in section "Definitions".
[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

16.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

16.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors. In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

All information provided in this document is subject to legal disclaimers.

© NXP Semiconductors N.V. 2017. All rights reserved.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications. In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

16.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

All information provided in this document is subject to legal disclaimers.

© NXP Semiconductors N.V. 2017. All rights reserved.

Contents

1 General description 1
2 Features and benefits 1
3 Applications 1
4 Quick reference data 2
5 Ordering information 2
6 Block diagram 2
7 Pinning information 3
7.1 Pinning 3
7.2 Pin description 3
8 Limiting values 4
9 Recommended operating conditions 4
10 Thermal characteristics 4
11 Characteristics 4
11.1 Graphs 6
12 Application information 13
13 Package outline 14
14 Abbreviations 15
15 Revision history 15
16 Legal information 16

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP Semiconductors N.V. 2017. **All rights reserved.**

For more information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 24 January 2017
Document number: