

Bidirectional Cell Balancer Using the LTC3300-1 and the LTC6804-2

DESCRIPTION

Demonstration Circuit DC2100B is a Bidirectional Cell Balancer using two [LTC[®]3300-1](#) ICs to achieve active balancing of up to 12 Li-Ion cells. The board uses a single [LTC6804-2](#) Multi-Cell Addressable Battery Stack Monitor IC to measure cell voltages and two LTC3300-1 ICs to provide active cell balancing. The DC2100B-C contains a PIC18F47J53 microcontroller to communicate with the LTC3300-1 and LTC6804-2 ICs, as well as an LTC6820 isoSPI Interface IC for communication with DC2100B-D boards. Up to seven DC2100B-D boards can be connected to a DC2100B-C to build a stacked system of eight total boards.*

* Note: The voltage rating of T15 limits the system to a total of 8 boards.

A graphical user interface (GUI) uses a USB interface to communicate with the DC2100B-C. The GUI controls the LTC3300-1 ICs allowing manual control of the charging/discharging of cells and reporting the voltage of each cell. Cell balancing is achieved through the LTC3300-1 ICs by transferring charge from one or more cells per LTC3300-1 to the stack or from the stack to one or more cells per LTC3300-1.

Design files for this circuit board are available at <http://www.linear.com/demo/DC2100B>

Source code and documentation for PIC18 and GUI are available at <http://www.linear.com/docs/45563>

LT, LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks and QuikEval is a trademark of Analog Devices, Inc. All other trademarks are the property of their respective owners.

PERFORMANCE SUMMARY

Specifications are at $T_A = 25^{\circ}\text{C}$

Cell Voltage Range	3.2V to 4.5V (2.5V to 4.5V) *
Stack Voltage	60V Max
Average Battery Balancing Charge Current (12 Cells)	4.0A (Typ)
Average Battery Balancing Discharge Current (12 Cells)	4.3A (Typ)
Average Battery Balancing Charge Current (6 Cells)	3.4A (Typ)
Average Battery Balancing Discharge Current (6 Cells)	4.0A (Typ)
Balancing Efficiency	90% (Typ)

*The Cell Voltage Range may be expanded to 2.5V to 4.5V by changing the resistors R_{TONS} to 30.9k Ω and resistors R_{TONP} to 47.5k Ω

DEMO BOARD DESCRIPTION

DC2100B-C	12-Cell 4A Active Cell Balancer Controller Board
DC2100B-D	12-Cell 4A Active Cell Balancer Stacked Board

QUICK START PROCEDURE





Figure 1. Cell Balancer Efficiency vs Cell Voltage



The conditions for the Thermal Plot are:
Cell Voltages at 3.6V, Odd Numbered Cells Discharging, Even Numbered Cells Charging

Figure 2. Thermal Image All Cells Active Balancing

QUICK START PROCEDURE




Figure 3. DC2100B-C Demo Board Photo




Figure 4. DC2100B-C Demo Board Size Equals 5.5" x 12.8"

OPERATING PRINCIPLE

The DC2100B has a five window GUI, pictured in Figure 38. The Control Panel is the primary window which displays information about the ICs in the stacked system, the state of the cells on each DC2100B board, and allows manual control of the balancing mode of the LTC3300-1. The Control Panel can spawn three more windows: a Calibration Data window to calibrate cell and balancer characteristics, an Error Log window to display logged errors, and a Graph View window to graphically display characteristics of the stacked system over time. The Graph View window also spawns a Graph View Option window that controls the settings of the Graph View window. The LTC3300-1 Active Balancer is a power stage control IC. The LTC3300-1 does not have a balancer algorithm built into it. The determination of the balancing times and directions are performed at a system level and conveyed to the LTC3300-1 through its SPI interface. The LTC3300-1 only accepts cell charge or discharge commands. Charge

is transferred to/from a cell from/to the stack, a series connection of adjacent cells, through a flyback converter that is operating in boundary mode. During discharge of a cell, the current in the primary of a coupled inductor transformer with a turns ratio of 1:2, ramps up to 10A at which point the primary switch turns off. The energy in the inductor primary winding is transferred to the inductor secondary winding which is connected across the 12-cell sub-stack. This sub-stack current then passes through the series connected cells thus distributing the charge equally across each cell. When charging a cell, the current in the secondary of the coupled inductor transformer ramps up to 5.0A at which point the secondary switch turns off. The energy in the inductor secondary winding is transferred to the inductor primary winding which is connected across the cell. The secondary current is drawn from the series connected cells thus removing charge equally across each cell. The efficiency through the flyback converter is 90%.

QUICK START PROCEDURE

The demonstration circuit is set up per Figure 44 to evaluate the performance of the DC2100B-C Bidirectional Cell Balancer using the LTC3300-1.

Using short twisted pair leads for any power connections, refer to Figure 44 for the proper measurement and equipment setup. The DC2100B will support a system of 4 to 12 cells (see Figure 44 and Figure 47 to Figure 54).

The thermistor board is packaged separately, and may be inserted in J17. See Figure 37. The thermistor board includes fixed resistors which simulate the resistance values over a very wide range of temperatures.

Connection of DC2100B to a Battery Emulator or Battery Stack

Depending on the impedance of the power source and connecting wires, connection of the DC2100B to a power source can cause electrical overstress on the LTC3300 C1-C6 pins and destruction of the part. In the case of a battery emulator, there is typically sufficient impedance in the power source to allow direct connection of the DC2100B. In the case of a stack of low-impedance cells, precharging the input terminals on the DC2100B or actively controlling the inrush current is required. These cases are described below.

Whether the DC2100B is being connected to a battery emulator or a battery stack, the recommended cell connection sequence is to connect the V^- connection first followed by connecting cells 1 through cell 12. Disconnection of the cells should follow this sequence in the reverse order with the V^- connection being removed last.

Battery Emulator Power Source

For experimentation and evaluation, the DC2100B may be connected directly to a stack of battery emulators. A battery emulator is a standard power supply with a preload to absorb cell-charging currents. The power supplies must have enough current capability to source cell-discharging currents plus the current required for the resistive preload. See Figure 5.




Figure 5. Battery Emulator Concept. Resistors Are Sized to Sink Up to 4.3A at 3.2V

Lab experience has shown that hot plugging the battery emulator to the DC2100B with the lowest-impedance interconnect can be performed repeatedly without exposing the LTC3300-1 controllers to excessive voltage on the C1-C6 pins. Two sets of experiments were performed to estimate the source impedance of the battery emulator used in the laboratory. See Figure 6 for a picture of the setup.

DEMO MANUAL DC2100B

QUICK START PROCEDURE




Figure 6. Lab Set Up for Hot-Plug Inrush-Current Measurement Showing Low-Impedance Connections to Battery Emulator and Placement of Oscilloscope Voltage Probes Near LTC3300-1

QUICK START PROCEDURE

The first technique to estimate battery-emulator source impedance was to initiate a charge operation on a particular cell while monitoring the charging current and corresponding voltage disturbance across the DC2100B input terminals for that particular cell, then calculating the implied resistance. This experiment was performed on each input with results ranging from 150m Ω to 185m Ω with an average of 170m Ω .

A second technique employed was to monitor the voltage differential between the C(n+1) and C(n) pins of the LTC3300-1 while hot plugging the corresponding C(n) input to the battery emulator and monitoring its current. Figure 7 shows the result while hot plugging C10. Peak C10 current is observed as the C10-to-C9 capacitance charges through 1V. The remaining 3V drives a peak current of 20.8A into the DC2100B. The corresponding resistance is estimated to be 150m Ω . The C10-to-C9 voltage overshoots to 5.1V, safely within the 6V absolute maximum voltage rating of the part.




Figure 7. Waveforms of Inrush Current and Voltages at LTC3300-1 When Hot Plugging C10 to a Battery Emulator

A variation to the hot-plugging tests was to add a 1.9 μ H inductor in series with the interconnect wire used to hot plug C10. The inductor was designed to be non-saturable with extremely low DC resistance. The results of this test were similar to those with no series inductance with lower peak current. There was no excessive voltage overshoot at the LTC3300-1.

These experiments provide guidelines to the DC2100B user concerning whether or not special precautions are required when connecting the DC2100B to a power source/sink. The preceding test results demonstrate that the DC2100B can be hot plugged into a battery emulator or battery stack with source impedances in the 150m Ω range or greater. A peak inrush current of 20A during hot plug does not cause problems.

Battery Stack Power Source

When hot-plugging a battery stack to the DC2100B the low source impedance coupled with inductance in the connecting wires and the input capacitance at the DC2100B inputs can generate voltage transients exceeding the 6V absolute maximum rating of the LTC3300. To prevent the LTC3300 from voltage overstress, precharge the cell inputs through a moderate resistance (ca. 25 Ω) before connecting the low-impedance power source. The following sections describe different methods of controlling the inrush current experienced when the DC2100B is initially connected to a large (i.e., low-impedance) battery stack by pre-charging the inputs.

Manual Precharge

Manually precharging the DC2100B inputs is a straightforward way to eliminate harmful inrush currents and subsequent voltage-overshoot events.

- First connect the bottom of the battery stack to the DC2100B V⁻ terminal.
- Then, precharge the C1 input by initially charging the C1 terminal to the positive end of the first (i.e., bottom-of-stack) cell through a 25 Ω resistor.
- Finally, immediately make the final connection of the C1 terminal without the series resistance.
- Repeat precharge and final connection operations sequentially up the battery stack for the C2 – C12 terminals.

QUICK START PROCEDURE

Simultaneous Precharge

Two techniques to precharge the DC2100B input capacitance without manually precharging each input are presented. The techniques employ a reusable precharge circuit. One technique (thirteen-wire pre-charge connection) can be applied without modifying the DC2100B. The second technique (two-wire pre-charge connection) requires the addition of voltage-limiting diodes to the DC2100B inputs.

Simultaneous Precharge with a Thirteen-Wire Connection

A simultaneous pre-charge scheme that can be used with the DC2100B without modification is shown in Figure 8. This technique requires an external precharge circuit which is connected to the DC2100B as part of the process of connecting the DC2100B to the battery stack. The procedure for precharging is as follows.

- Apply power to Precharge Circuit using Connector 1.
- Apply precharge voltage to DC2100B using Connector 2.
- Attach Battery Pack to DC2100B using Connector 3.
- Disengage Precharge Circuit by unplugging Connector 1 and Connector 2.

Simultaneous Precharge with a Two-Wire Connection

It is also possible to precharge the DC2100B inputs by applying the full stack voltage between the V^- and C12 terminals. See Figure 9. When the pre-charge voltage is first applied to the DC2100B, the voltages on the capacitors will be determined by the relative values of capacitance between the DC2100B inputs. These input-capacitance values¹ are chosen to distribute the applied voltage equally among the inputs. After the pre-charge circuit is first connected to the DC2100B, the voltages on the input capacitors will drift in different directions over a period of seconds as on-board leakage currents move

charge from one input to the other. A stack of voltage-limiting diodes is added across the DC2100B inputs for the 12 cells to limit the voltage excursion. These diodes can be added between the input turrets, or on top of or in place of D1E-D12E. (See Input Protection Diodes for a discussion of protection offered by D1E-D12E.) The procedure for precharging is as follows.

- (Ensure voltage-regulating diodes are in place on the DC2100B)
- Apply power to Precharge Circuit using Connector 1.
- Apply precharge voltage to DC2100B using Connector 2, then immediately
- Attach Battery Pack to DC2100B using Connector 3.
- Disengage Precharge Circuit by unplugging Connector 1 and Connector 2.

The voltage-limiting diodes should be chosen with reverse-leakage current in mind. Higher leakage current will reduce the rate at which the input voltages drift from their initial pre-charge value, but they will also present a drain on the battery pack. The 1N4733A is inexpensive, but has significant reverse-leakage current at lithium-ion-cell voltages². The STM SMA6TY is in a larger package, and has much lower reverse-leakage current³.


Recall that hot-plugging a cell into a significantly different precharge voltage can induce overshoot and board failure. The voltage-limiting diodes restrict extreme voltage excursions on the DC2100B inputs, but they cannot maintain the pre-charge voltage on the inputs. This fact drives the system designer towards minimizing the time between pre-charging the input capacitance of the DC2100B (when Connector 2 is engaged) and attaching the battery stack (when Connector 3 is engaged).

¹ These capacitances are C1A-C12A, C1B-C12B, C1K-C12K, C9-C18, C20, C23-C24.

² Reverse leakage current for the 1N4733 at typical cell voltages is not specified. Seven parts from a lab drawer averaged 165 μ A leakage at a reverse voltage of 4.0V at room temperature.

³ Reverse leakage is specified at 5V as 20 μ A maximum at 25°C.


QUICK START PROCEDURE



- Apply power to precharge circuit using Connector 1
- Apply precharge voltage to DC2100B using Connector 2.
- Attach battery pack to DC2100B using Connector 3
- Disengage precharge circuit by unplugging Connector 1 and Connector 2.

Figure 8. Scheme 1 for Simultaneous Precharge with a 13-Wire Connection

QUICK START PROCEDURE



- Ensure voltage-regulating diodes are in place on the DC2100B
- Apply power to precharge circuit using Connector 1
- Apply precharge voltage to DC2100B using Connector 2
- Attach battery pack to DC2100B using Connector 3
- Disengage precharge circuit by unplugging Connector 1 and Connector 2

Figure 9. Scheme 2 for Simultaneous Precharge with a 2-Wire Connection

QUICK START PROCEDURE

Board ID

A 4-bit board ID code set by the A0 through A3 jumpers on the DC2100B-C must be set to 0000. The jumpers on the DC2100B-D boards must be set to unique values between 0001 and 1111.

Driver Installation

To use the DC2100B, the PC must first have the proper driver and software installed. To do this, download the QuikEval™ software from Linear Technology, at www.linear.com:

http://www.linear.com/designtools/software/quik_eval.jsp


- 1) Install the QuikEval software by running the executable ltcqev.exe. Follow the instructions to connect the DC2100B.




If you fail to unplug the DC2100B, the DC2100B driver will not install!

- 2) When installation of QuikEval is complete, close the QuikEval program.
- 3) Reopen QuikEval. If properly installed, QuikEval will show the following message until the DC2100B is connected:

If not properly installed, QuikEval will be unable to connect to the DC2100B. Please retry the software installation, with the DC2100B disconnected.



- 4) Now connect the DC2100B. The QuikEval software will recognize when the DC2100B demo board has been found, and will offer to download and install the module from the LTC website:



At this point, select OK.

- 5) The QuikEval software will now download and open the software for the DC2100B.
- 6) Close QuikEval Software, as it is no longer needed for the DC2100B.

QUICK START PROCEDURE

Use of the GUI

When the DC2100B-C is connected to the PC, the PIC18 will become powered. The powered status will be indicated through green LED D15 flashing with a 1 second period. When the GUI is launched, it will begin communicating with the PIC18 via USB. Proper USB communication will be indicated through orange LED D16 lighting during each USB transaction.

When the GUI connects to the DC2100B system, it will display the boards attached in the Control Panel System Tree View. The DC2100B GUI Control Panel is able to display the data and controls for one board at a time. When a board is selected in the System Tree View, all of the Windows will begin to display the data and controls for that board. The Selected Board Indicator in each window will indicate which board is selected. The Board Status LEDs indicate the state of the boards similarly to the LEDs on the DC2100B-C.




Figure 10. Board Selection in System Tree View

The green LED flashes quickly when a board is connected but its cells are not powered, and slowly when a board is connected with powered cells. The amber LED turns on when the GUI is communicating with a board via USB.

When the DC2100B is used with fewer than 12 cells, the board must be configured in the GUI so that the unpopulated cells are not interpreted as an undervoltage condition. When a cell is red in the System Tree View, it has been specified as unpopulated. To configure a DC2100B for fewer than 12 cells, right click the board in the System Tree View and select the number of populated cells. For this to work properly, the board must be configured for fewer cells according to one of the setup diagrams in Figure 47 to Figure 54.




Figure 11. Turning Off Cell 1 on Board 3

The DC2100B GUI periodically checks for OV and UV measured on the cells when balancing. To avoid the program from suspending balancing from a OV and UV measurement during normal operation, the Max Cell Voltage and UV values must be entered in the VOV and Min Cell Voltages text boxes tab shown in Figure 12.




Figure 12. VOV and VUV Text Boxes

QUICK START PROCEDURE

The cell voltages in the Control Panel can be configured to stop updating automatically, and only be updated when the Read Voltages button is clicked (as shown in Figure 13). This provides the ability to freeze the data for a board at any instant in time.




Figure 13. Voltage Display Controls

An alternative method of viewing the data is available by pressing the Graph Data button, to open the Graph View Window. The Graph View Window is detailed in Figure 43, and allows data for each board and the stacked system to be graphed over time. The graph data can be saved and are reloaded later, and the View Options control allows configuration of the Graph Display. The Stack Summary provides graphed data for the entire system, where the Board Summary, Cell Voltages, and Temperatures allow data to be graphed for boards selected in the Tree View. Up to 15 values may be graphed at one time, and the graph is limited to 500 seconds of data.

The Global Channel Monitor tab switches the Control Panel to a grid view in which all of the cell voltages can be viewed at the same time. Disabled cells will be color coded as grey, and cells selected in the System Tree View will be highlighted in blue. Details of the Global Channel Monitor View are provided in Figure 40.

Several controls are available on the Control Panel Cell Tab for issuing balancing commands to the selected board. In the Balance Mode Select Boxes, you can manually select which cells are to be discharged by clicking the cell's DIS-CHARGE button, which cells are to be charged by clicking the cell's CHARGE button.




Figure 14. Balance Mode Select Boxes

Note that if a cell is disabled, the balance mode select box will not be selected and the cell pictured will be grey. Balancing and overvoltage conditions are also indicated by color, according to the Cell State Color Key.




Figure 15. Manual Balance Control

QUICK START PROCEDURE

Once the balance modes are selected, they are not immediately written to the LTC3300-1 ICs. Two methods are available for writing the balance modes: Manual and Timed Balance Control. When the Manual Balance method is selected, the Write Command button will cause the GUI to write the balance modes to the selected board.

Once the balance mode commands are written to the LTC3300-1 ICs, balancing will not begin until the Execute button has been pressed to command the balancing to begin. The Execute button will cause all of the attached boards to begin balancing. This allows each board to have its balancing commands set up when selected in the System Tree View, and to then have all of the balancers turned on together. To disable any cell from balancing, the cell's NONE button must be clicked in the Balance Mode Select Box followed by clicking the Write Command button and finally the Execute button. Each time the Execute button is pressed, the Read Command and Read Status registers will be updated for the selected board (see Figure 16).

When the Timed Balance method of balance control is selected, the GUI allows the user to program the balancer to charge or discharge each cell for a specific amount of time. The LTC3300-1 is a power stage control IC. The determination of the balancing times and directions are done at the System level and conveyed to the LTC3300-1

through its SPI communications port. In order to perform a timed balance, the TIMED BALANCE check shown in Figure 17 must be selected to have access to the timed balance controls as shown in the Balance Mode Select Boxes.

To use the Timed Balance method of balance control, select the DISCHARGE, CHARGE, or NONE button for each cell and then enter the time in seconds into the cells "BALANCE TIME" text box. Press the Write button to write the balance commands and times into the selected board. Select another board from the System Tree View and repeat until the balance settings have been loaded into each DC2100B board. Press the Start button to begin the timed balance for all of the boards in the stacked system. The balance times will then begin to count down as the balancing is performed, and the LTC3300-1 Register Display will be continuously updated. The NEXT STOP TIME field will display the earliest time that one of the cells will complete balancing, and the board on which that cell resides. When the NEXT STOP TIME arrives, the balance mode for that cell will change to NONE and a new cell will display for the NEXT STOP TIME. The TIME REMAINING will display the total time remaining in the timed balancing, after which all of the cells will have NONE for their balancing mode.




Figure 16. LTC3300-1 Register Display

QUICK START PROCEDURE




Figure 17. Timed Balance Control

While balancing is active, the Start button (see Figure 18) will change to Stop, in case the user wishes to pause the balancing operation. Selecting the Reset button will reset all of the balance timers to 0 and all of the cell balance modes to NONE.




Figure 18. Timed Balancing

The user can load and store several timed balance profiles in the Board Configuration control (see Figure 19). The Imbalance Cells button in this control will load a pattern of charging and discharging cells. The user can then manually configure the Timed Balance controls to correct for the imbalance created by this button. The user can save their Timed Balance configuration and reload it later. The configuration will also save the over and undervoltage settings, as well as the disabled cell configuration.




Figure 19. Board Configuration Control

In addition to the Graph View of the data, the DC2100B system can be monitored over a long period of time with the results written to a CSV file. The logging interval and length can be configured, but note that the size of the data files can grow quite large for stacked systems with many boards. The projected memory size will be displayed before the user begins logging by pressing the Start Data Log button. Once the button is pressed, the user will be prompted to enter a data file name and location, and the logging will begin.




Figure 20. Data Log Control

Although each DC2100B will balance with currents similar to those listed in Table 1, each board was tested upon manufacture and its actual balancing currents are stored within the DC2100B. These currents can be accessed by pressing the Calibration Data button on the Control Panel, which will then launch the Calibration Data window (see Figure 41). In this window the user has the ability to enter new calibration current values, or reset the currents to the values from the Performance Summary table. It is not recommended to change these, however, from the factory measured settings. The capacity of each cell can also be stored in the DC2100B.

The DC2100B GUI installed with the QuikEval software, will always contain the most up-to-date version of firmware for the DC2100B. In order to update the firmware, press the Update Firmware button in the Control Panel.



Figure 21. Update Firmware Button

QUICK START PROCEDURE

After confirming that the firmware should be updated, a command line window will be launched in which the PIC18 on the DC2100B is first erased, and then reprogrammed. Do not remove power from the DC2100B while the firmware is being updated.




Figure 22. Firmware Update Window

Cell Balancer Efficiency Measurements

Figure 45 shows the proper connections for measuring the efficiency of a cell balancer. The secondary of the cell balancer connects to the top of stack. This connection needs to be to an isolated power source through a current-sensing resistor (0.10Ω). Cells 1 through 6 are connected to the BOT6_TS turret with its return path the V^- turret while Cells 7 through 12 are connected to the TOP6_TS turret with its return path the C6 turret. These isolated power sources simulate a stack of cells from 3 to 12 cells. The primary side connection of the cell balancers are connected to a string of power sources that simulate the battery stack. Cell 1 power source is a two wire connection that connects the positive node, through a current sensing resistor (0.01Ω), to the C1 turret, and the negative node to the V^- turret. Remote sense connections for power sources with remote sensing capabilities should be connected to the C1 and V^- respectively. All other connections of the simulated string of cells connect their positive node, through a current sensing resistor (0.01Ω), to respective turrets. Cell voltage measurements should be made across the C(x) and C(x-1) turrets of the respective cells. Stack voltage measurements should be made at the BOT6_TS and TOP6_TS turrets and their return path turret.

To calculate cell balancer efficiency use the expressions below:

Cells 1-6

Charge Mode

$$\text{Efficiency}_1 = \frac{V_{m1} \cdot V_{m2} \cdot 10}{V_{m3} \cdot V_{m4}} \cdot 100\%$$

Discharge Mode

$$\text{Efficiency}_1 = \frac{V_{m3} \cdot V_{m4}}{V_{m1} \cdot V_{m2} \cdot 10} \cdot 100\%$$

Cells 7-12

Charge Mode

$$\text{Efficiency}_{11} = \frac{V_{m5} \cdot V_{m6} \cdot 10}{V_{m7} \cdot V_{m8}} \cdot 100\%$$

Discharge Mode

$$\text{Efficiency}_{11} = \frac{V_{m7} \cdot V_{m8}}{V_{m5} \cdot V_{m6} \cdot 10} \cdot 100\%$$

Cell Balancer Performance Measurements

Table 2 through Table 5 present the typical operational data for a 12-cell and 6-cell balancer in both Discharge and Charge modes. The cell voltages were 3.6V and measurements of Cell Current, Stack Current, Operating Frequency were taken and transfer Efficiency was calculated from the data. Figure 23 through Figure 26 are actual in-circuit waveforms taken on Cell 1 and Cell 7 while operating in both modes. The waveforms present voltage on the primary side and secondary side MOSFET's drain to source voltage and the primary side and secondary side current sense inputs to the LTC3300-1.

QUICK START PROCEDURE

Table 2. Typical 12-Cell Discharge Data

Cell I (A)	Stack I (A)	Frequency (kHz)	Efficiency
4.250	0.311	95.7	87.9%




Figure 23. 12 Cells Discharge Waveforms

Table 4. Typical 6-Cell Discharge Data

Cell I (A)	Stack I (A)	Frequency (kHz)	Efficiency
4.000	0.577	88.6	88.4%




Figure 25. 6 Cells Discharge Waveforms

Table 3. Typical 12-Cell Charge Data

Cell I (A)	Stack I (A)	Frequency (kHz)	Efficiency
3.960	0.367	106.6	89.7%




Figure 24. 12 Cells Charge Waveforms

Table 5. Typical 6-Cell Charge Data

Cell I (A)	Stack I (A)	Frequency (kHz)	Efficiency
3.430	0.619	91.2	91.8%




Figure 26. 6 Cells Charge Waveforms

QUICK START PROCEDURE

Figure 27 through Figure 30 are cell and stack currents taken over a range of cell voltages from 2.6V to 4.0V. The R_{TONP} and R_{TONS} resistors were set for 2.6V cell voltage operation. All cells were set to the cell voltage under test.

The slight negative slope in current at higher voltages is due to the increased operating frequency and the circuit delays and dead time becoming a higher percentage of the operating period.




Figure 27. Cell Discharge Current




Figure 29. Cell Charge Current




Figure 28. Stack Discharge Current




Figure 30. Stack Charge Current

QUICK START PROCEDURE

Two or More Board Setup and Operation

When connecting two or more DC2100B boards together, the interface cables must be connected as shown in Figure 31 to avoid large inrush currents. When connecting more than one DC2100B's into a system containing more than 12 batteries, DC2100B-D are used in locations 2 through 8. The PC USB port is connected to the bottom DC2100B-C (J19) board first and then the

next DC2100B-D (J18) may be connected to the bottom DC2100B-C (J1) with a CAT-5 cable. CAT-5 cables are used for communication connects between all DC2100B demo boards in the system. J1 is the output port while J18 is the input port. The Top DC2100B-D must have the JP6 in position 1. All other DC2100B will have JP6 in position 0.




Figure 31. Connection of Multiple DC2100B to Support a Larger Battery Stack

QUICK START PROCEDURE

Figure 32 shows how two DC2100B balancers might connect to a 24-cell battery stack. The BOT6_TS secondary terminal of the lower DC2100B-C is tied to the top of the sub-stack composed of cells 1-12 as it would be in the case of a single DC2100B. However, the TOP6_TS terminal is tied to the positive side of cell 18. For this case, the TOP6_TS terminal is tied to the sub-stack composed of cells 7-18 (12 cells total). Changing the TOP6_TS connection from 6 to 12 cells requires a modification to the DC2100B-C as discussed in the following paragraph.

Changing the TOP6_TS connection from 6 to 12 cells will reduce the secondary on time of the top six converters in the DC2100B-C. Additionally, the stack overvoltage protection threshold will need to change from a setting that supports 6 series cells to one that will support 12 series

cells. Changing the value of the resistance connected to the RTONS pin of the top LTC3300-1 (U2) is necessary. This can be done by inserting R23 (0Ω jumper), thereby reducing the resistance at the RTONS pin. Refer to sheet 3 of the schematic. Table 6 summarizes the effect of changing the resistance at RTONS to support 12 cells. Choosing a value for the resistance at the RTONS pin is discussed in the data sheet in the sections, Max On-Time Volt-Sec Clamps and Secondary Winding OVP Function (via WDT pin).

In the example illustrated in Figure 32 two balancers are stacked, and the secondaries interleaved. If this stacking and interleaving is extended beyond the 24 cells, changing the resistance at RTONS will be required for any case where the sub-stack connected to TOP6_TS consists of twelve cells.




Table 6. Connection of Multiple DC2100Bs to Support a Larger Battery Stack

NUMBER OF CELLS WITHIN SUBSTACK CONNECTED TO TOP6_TS	R23 0Ω JUMPER	RTONS NET RESISTANCE	SECONDARY ON-TIME HARD LIMIT	TOP6_TS SECONDARY OVP (RISING)
6	Not populated (as shipped)	47.4kΩ	3.79μs	33.6V
12	Populated	23.7kΩ	1.90μs	65.7V

Figure 32. Connection of Two DC2100Bs to Support a 24-Cell Battery Stack

QUICK START PROCEDURE

Balancer Setup for Fewer than Twelve Cells

When balancing fewer than twelve cells, one of the set-up configurations shown in Figure 47 through Figure 54 must be employed to ensure an absent cell location is not interpreted as an undervoltage fault by the GUI. For cases with more than seven cells, but fewer than twelve cells, there is a bias towards placing more (or the same number of) cells on the top LTC3300-1 than on the bottom LTC3300-1. To understand this allocation scheme, consider the case of a 12-cell balancer in Figure 33. During balancing, charge is exchanged between individual cells through the primary of a flyback converter to a stack of the same cells through the converter secondary. Within a group of six converters controlled by a single LTC3300, the secondary of the converters are all in parallel. For the lower six converters, the secondary is connected between the bottom of the stack and positive end of cell 12. Thus, during balancing, charge is exchanged between one (or more) of cells 1-6 and the entire stack of 12 cells. However, for the upper six converters the secondary return is connected to C6. Consequently, for the top six cells, balancing exchanges charge between one or more of the top cells and a stack composed of only the top six cells. This constraint drives the system designer towards putting as many cells as possible on the top LTC3300 to maximize the stack size seen by the upper converters. At the same time, the LTC3300 requires at least 9V between C6 and V^- for proper operation. Practically speaking, this sets a three-cell minimum for each LTC3300.

Additional Circuitry

Additional circuitry has been added to increase the robustness of the design for fault insertions.

Input Protection Diodes

A 10A 200V Schottky diode has been added for a high current path when the connection between battery cells is broken when a battery stack load is present. The 200V reverse voltage rating of the diode was selected to minimize the reverse leakage current with cell voltage of 4V. The 10A current rating was selected for its low forward voltage drop which will minimize the current in the parallel diode within the LTC3300-1 as well as surviving the fusing current of the 12A cell fuses on the DC2100B.




Figure 33. Connection of a DC2100B to a Twelve-Cell Battery Stack

dc2100bfa

QUICK START PROCEDURE

Cell-6 Input Disconnection

Two overvoltage-detection circuits have been added to the design that will sense an overvoltage condition on cell 6 or cell 7 and ensure that balancing on both LTC3300-1's is terminated. This is important in the event of an open fault on the wire connecting the C6 input of the balancer to the battery-stack connection between cell 6 (positive) and cell 7 (negative). See Figure 34. Note in the figure that the voltage between the C5 pin of U1 and the C1 pin of U2 is clamped by the sum of the voltages on cell 6 and cell 7. If cell 6 is being discharged by the DC2100B while the connection between the battery stack and the C6 input of the DC2100B, the voltage across C6A, C6B, the primary input of converter 6, will collapse, causing the voltage of

cells 6 plus 7 to appear between the C1 and V⁻ pins of U2, the top LTC3300-1. U2 will sense this overvoltage and stop any balancing operations on U2, but the discharge operation of converter 6 (controlled by U1) will continue. The circuit composed of R56, D8, Q4 and D10 (see the DC2100B schematic) will sense the overvoltage between C1 and V⁻ of the top LTC3300-1 and stop balancing on U1.

Likewise, if cell 7 is discharging in the presence of the aforementioned open fault, the voltage across the primary input of converter 7 will collapse, causing the voltage of cells 6 plus 7 to appear between the C5 and C6 pins of U1. U1 will sense the overvoltage condition and cease




Figure 34. Fault Scenario Leading to Overvoltage Condition on One LTC3300-1 While Balancing with the Other LTC3300-1

QUICK START PROCEDURE

balancing on U1, but U2 will continue to discharge cell 7. The circuit composed of Q6, D12, R58, Q5, D13 in the DC2100B schematic will sense the overvoltage between C5 and C6 of U1 and stop balancing on U2.

These OVP circuits also protect against analogous fault scenarios when cell 6 or cell 7 is being charged.



Cell Bypass Capacitors

The DC2100B contains bypass capacitors from the cell connections and the stack connections. These capacitors have a dual function of smoothing the large triangle current waveforms before the current travels down the interconnecting wires to the cells and they also help balance the voltage between cells when hot-plugging cells in a random order. The RMS current rating of these capacitors is a critical parameter for these bypass capacitors as well as their physical size. These large triangle current waveforms have an RMS content that causes internal heating in the capacitors. Larger-physical-size MLCC capacitors have higher RMS current rating due to their greater surface area to dissipate internal heating. The capacitance of MLCC capacitors decreases with applied voltage and this must be taken into account when selecting the capacitance value. If a connection is lost during balancing, the differential voltage seen by the LTC3300-1 power circuit on each side of the break may increase or decrease depending on whether the power stage is charging or discharging and where the break occurred. The worst-case scenario is when the balancers on each side of the break are active and balancing in opposite directions. Here the differential voltage will increase rapidly on one side and decrease rapidly on the other. The LTC3300-1 contains an overvoltage protection comparator which monitors the cell voltage and will shut down all balancers before the differential voltage on any cell input reaches the absolute-maximum voltage rating (6V).

Each cell node must have an equivalent capacitance across it to prevent an overvoltage condition when randomly connecting cells to the LTC3300-1 battery balancer circuit. In addition to the smoothing capacitors across each balancer power circuit, there are capacitors across the Cx pins of the LTC3300-1 to reduce high frequency noise on these pins, and capacitors across adjacent cells to act as a reservoir of charge for the cell's MOSFET gate circuit. These reservoir capacitors must also be of equal value to maintain the balancing of voltage, and a capacitor of 2× the value of the reservoir capacitors must be connected between C1 and V⁻ of the lowest LTC3300-1 and from the top cell to the cell below it to ensure an equal voltage across all cells when the battery stack is initially connected. Figure 35 and Figure 36 detail these capacitor connections and their values. The reservoir capacitors must be large compared to the capacitors across the Cx pins to force the MOSFET gate driver charging current to flow through the reservoir capacitors. An effective 10:1 ratio between these cell capacitors was selected when considering that a capacitor across two cells would result in a 5:1 ratio.

Temperature Monitor

The DC2100B has the ability to monitor 12 temperature locations within the battery pack. The GUI Control Panel Window, Figure 39, displays these temperatures in two temperature displays, item 16 of Figure 39, for 6 temperature locations. The DC2100B contains a daughter card that can be used to connect twisted pair wires to twelve 10K NTC thermistors, Vishay NTHS0603N01N1002JE or equivalent, within the battery pack. The daughter card is shipped with fixed resistors to simulate temperature readings within a battery pack. These resistor values are selected to display the range of possible temperatures that may be measured. When connecting the daughter card to the actual thermistor, these resistors should be removed and the twisted pair wires connected to the terminals provided.



QUICK START PROCEDURE

Thermistor Board →





Figure 37. Thermistor Board Location

DEMO MANUAL DC2100B


QUICK START PROCEDURE



1. CONTROL PANEL WINDOW – FIGURE 29 (CELLS TAB)
2. CONTROL PANEL WINDOW – FIGURE 30 (GLOBAL CHANNEL MONITOR TAB)
3. CALIBRATION DATA WINDOW – FIGURE 31
4. EVENT LOG WINDOW – FIGURE 32
5. GRAPH VIEW WINDOW – FIGURE 33
6. GRAPH VIEW OPTIONS WINDOW

Figure 38. GUI Navigation

QUICK START PROCEDURE




- | | |
|-----------------------------------|---|
| 1. SYSTEM TREE VIEW | 11. NOMINAL BALANCE CURRENTS DISPLAY |
| 2. BOARD STATUS LED | 12. OVER AND UNDER VOLTAGE SETTING CONTROLS |
| 3. SELECTED BOARD INDICATOR | 13. VOLTAGE DISPLAY CONTROLS |
| 4. BOARD IDENTIFICATION DISPLAY | 14. CELL STATE COLOR KEY |
| 5. DATA DISPLAY TABS | 15. BOARD CONFIGURATION |
| 6. FIRMWARE UPGRADE BUTTON | 16. LTC3300-1 REGISTER DISPLAY (2 INSTANCES FOR 2 ICS ON DC2100B) |
| 7. CALIBRATION DATA WINDOW BUTTON | 17. BALANCE MODE SELECT BOXES (2 GROUPS, WITH 6 CELLS IN EACH GROUP) |
| 8. EVENT LOG WINDOW BUTTON | 18. TEMPERATURE DISPLAY (2 GROUPS, WITH 6 TEMPERATURES IN EACH GROUP) |
| 9. GRAPH VIEW WINDOW BUTTON | 19. MANUAL AND TIMED BALANCE CONTROLS |
| 10. DATA LOGGING CONTROLS | |

Figure 39. Control Panel Window – Cells Tab View

DEMO MANUAL DC2100B

QUICK START PROCEDURE



1. SYSTEM TREE VIEW
2. BOARD STATUS LED
3. SELECTED BOARD INDICATOR
4. BOARD IDENTIFICATION DISPLAY
5. DATA DISPLAY TABS
6. FIRMWARE UPGRADE BUTTON
7. CALIBRATION DATA WINDOW BUTTON
8. EVENT LOG WINDOW BUTTON
9. GRAPH VIEW WINDOW BUTTON
10. DATA LOGGING CONTROLS
11. NOMINAL BALANCE CURRENTS DISPLAY
12. OVER AND UNDER VOLTAGE SETTING CONTROLS
13. CELL VOLTAGE DISPLAY GRID

Figure 40. Control Panel Window – Global Channel Monitor View

QUICK START PROCEDURE

1. CELL CAPACITY DATA GRID

2. BALANCE CURRENT DATA GRID

3. SELECTED BOARD INDICATOR

4. CANCEL BUTTON

5. CELL CAPACITY CALIBRATION CONTROLS

6. BALANCE CURRENT CALIBRATION CONTROLS

	Capacity (Ah)	Charge Balance Current (A)	Discharge Balance Current
Cell 12	0.0	3.350	4.213
Cell 11	0.0	3.450	4.000
Cell 10	0.0	3.400	4.100
Cell 9	0.0	3.400	4.000
Cell 8	0.0	3.400	4.310
Cell 7	0.0	3.400	4.000
Cell 6	0.0	3.998	4.297
Cell 5	0.0	3.998	4.297
Cell 4	0.0	3.998	4.310
Cell 3	0.0	3.998	4.297
Cell 2	0.0	4.200	4.297
Cell 1	0.0	4.197	4.297

Boards: 3
Board Selected: 1

Write Measured Capacities

Write Measured Balance Currents

Cancel

Reset Capacities to Defaults

Reset Balance Currents to Defaults

Figure 41. Calibration Data Window

1. EVENT LOG DATA

2. LOG CLEAR CONTROL

3. LOG FILE CONTROL

4/3/2014 9:01:21 AM, Message, Event File Created
 4/3/2014 9:01:37 AM, USB_Parse, Unrecognized response received from DC2100A
 4/3/2014 9:01:37 AM, USB_Parse, Unrecognized response received from DC2100A
 4/3/2014 9:04:09 AM, OVUV, Board 3 OV
 4/3/2014 9:04:09 AM, OVUV, Board 3 returned from OV/UV

Clear Log

☒ Logging Enabled

Figure 42. Event Log Window

QUICK START PROCEDURE




Figure 43. Graph View Window

QUICK START PROCEDURE




Figure 44. Balancer-to-Stack Connections for 12-Cell Balancing

DEMO MANUAL DC2100B

QUICK START PROCEDURE




Figure 45. Equipment Setup for Efficiency Measurements with 12 Cells

QUICK START PROCEDURE




Figure 46. Equipment Setup for Efficiency Measurements with 4 Cells

QUICK START PROCEDURE




Figure 47. Configuring the Board for 4 Cells

QUICK START PROCEDURE




Figure 48. Configuring the Board for 5 Cells

QUICK START PROCEDURE





Figure 49. Configuring the Board for 6 Cells

QUICK START PROCEDURE



QUICK START PROCEDURE




Figure 51. Configuring the Board for 8 Cells

QUICK START PROCEDURE




Figure 52. Configuring the Board for 9 Cells

DEMO MANUAL DC2100B

QUICK START PROCEDURE




Figure 53. Configuring the Board for 10 Cells

QUICK START PROCEDURE






Figure 54. Configuring the Board for 11 Cells

DEMO MANUAL DC2100B

PCB LAYOUT




Top Silk Screen




Bottom Silk Screen

PCB LAYOUT



LAYER 1 – TOP SIDE
LINEAR TECHNOLOGY
DEMO CIRCUIT 2100B-1-A/D* LTC3300-1/LTC6804-2
HIGH EFFICIENCY BIDIRECTIONAL MULTICELL BATTERY BALANCER
02-25-15


Layer 1



LAYER 2 – C1/C12 PLANES
LINEAR TECHNOLOGY
DEMO CIRCUIT 2100B-1-A/D* LTC3300-1/LTC6804-2
HIGH EFFICIENCY BIDIRECTIONAL MULTICELL BATTERY BALANCER
02-25-15


Layer 2

PCB LAYOUT



LAYER 3 – V-/C6 GND PLANE
LINEAR TECHNOLOGY
DEMO CIRCUIT 2100B-1-A/D• LTC3300-1/LTC6804-2
HIGH EFFICIENCY BIDIRECTIONAL MULTICELL BATTERY BALANCER
02-25-15

Layer 3



LAYER 4 – BOTTOM SIDE-TOP6/BOT6 PLANE
LINEAR TECHNOLOGY
DEMO CIRCUIT 2100B-1-A/D• LTC3300-1/LTC6804-2
HIGH EFFICIENCY BIDIRECTIONAL MULTICELL BATTERY BALANCER
02-25-15

Layer 4

PARTS LIST

ITEM	QTY	REFERENCE	PART DESCRIPTION	MANUFACTURER/PART NUMBER
Required Circuit Components				
1	24	C1A-C12A, C1B-C12B	CAP., X5R, 100µF, 6.3V, 20%, 1210	MURATA, GRM32ER60J107ME20L
2	24	C1E-C12E, C1F-C12F	CAP., X7R, 470pF, 100V, 10%, 0603	AVX, 06031C471KAT2A
3	12	C1G-C12G	CAP., X7R, 2200pF, 50V, 10%, 0402	MURATA, GRM155R71H222KA01D
4	12	C1H-C12H	CAP., X7R, 470pF, 50V, 10%, 0402	MURATA, GRM155R71H471KA01D
5	13	C1M-C13M	CAP., X7R, 0.01µF, 25V,10%, 0603	MURATA, GRM188R71E103KA01D
6	12	C1R-C12R	CAP., X7R, 2.2µF, 100V,10%, 1210	MURATA, GRM32ER72A225KA35L
7	14	C1, C5, C1K-C12K	CAP., X7R, 1.0µF, 16V,10%, 0603	MURATA, GRM188R71C105KA12D
8	13	C2, C6, C9-C18, C20	CAP., X5R, 4.7µF, 16V,10%, 1206	MURATA, GRM31CR71C475KA01L
9	2	C3, C7	CAP., X7R, 0.1µF, 16V, 10% 0402	MURATA, GRM155R71C104KA88D
10	2	C4, C8	CAP., X7R, 0.22µF, 16V,10%, 0603	TDK, C1608X7R1C224K
11	2	C19, C22	CAP., X7R, 470pF, 250VAC, 10%, 1808	MURATA, GA342QR7GF471KW01L
12	2	C23, C24	CAP., X7R, 10µF, 10V,10%, 0805	MURATA, GRM21BR71A106K51L
13	2	C25, C26	CAP., X7R, 0.1µF, 100V, 10%, 0805	AVX, 08051C104KAT2A
14	4	C27, C33, C50, C51	CAP., X7R, 0.1µF, 25V,10%, 0603	MURATA, GRM188R71E103KA01D
15	3	C28, C29, C31	CAP., X5R, 1µF, 25V,10%, 0603	TDK, C1608X5R1E105K
16	3	C30, C39, C46	CAP., X5R, 10µF, 6.3V, 20%, 0603	MURATA, GRM188R71C105KA12D
17	6	C34-C38, C45	CAP., X7R, 0.1µF, 16V, 20%, 0402	AVX, 0402YC104MAT2A
18	1	C42	CAP. X5R, 047µF, 16V, 10%, 0402	TDK, C1005X5R1A474K
19	2	C43, C44	CAP. C0G, 22pF, 50V, 0402	MURATA, GRM1555C1H220JZ01D
20	2	C47, C48	CAP., X5R, 1.0µF, 6.3V, 10%, 0603	TAIYO YUDEN, JMK105BJ105KV
21	12	D1E-D12E	DIODE, SBR.,200, 10A, POWERDI5	DIODES INC, SBR10U200P5-13
22	4	D1-D4	SMD, SCHOTTKY	CENTRAL SEMI, CMMSH2-40
23	3	D5-D7	SMD, SILICON SWITCHING DIODE	VISHAY, RS07J
24	2	D8, D12	SMD, SILICON ZENER, 5.1V	CENTRAL SEMI, CMHZ4689
25	2	D10, D13	SMD, SCHOTTKY, 70V	CENTRAL SEMI, CMOD6263 TR
26	2	D9, D11	DIODE, ZENER 5.6V, 400MW, SOD323	PHILIPS, PDZ5.6B
27	1	D14	DIODE, SWITCHING, 1.0mm × 0.6mm DFN2	DIODES INC, 1N4448HLP
28	25	D1D-D12D, D1F-D12F, D15	LED, GREEN, CLEAR 0603 SMD	LITE-ON, LTST-C190KGKT
29	1	D16	LED, YELLOW ORANGE CLEAR 0603 SMD	LITE-ON, LTST-C190KFKT
30	13	F1-F12, F15	SMD, FUSE, 12.0A, FAST ACTING, 1206	BUSSMANN, 3216FF12-R
31	2	F13, F14	SMD, FUSE, 7.0A, FAST ACTING, 1206	BUSSMANN, 3216FF7-R
32	1	J1	CONN MOD JACK R/A 8P8C SHIELDED RJ45	WURTH, 615008140121
33	1	J19	USB, B RECEPTACLE, RT, SMT	WURTH, 651005136521
34	1	J20	HEADER, 2mm, 2 × 3 TH HEADER	WURTH, 62000621121
35	1	J21	HEADER, 2mm, 2 × 8 TH HEADER	WURTH, 62501621621
36	1	J22	HEADER, 2mm, 2 × 2, TH HEADER	MOLEX, 87831-0420
37	1	PB1	SWITCH TACTILE SPST-NO 0.05A 12V	WURTH, 434111025826
38	12	R1A-R12A	RES, CHIP, 20Ω, 1/4W, 5%, 1206	VISHAY, CRCW120620R0JNEA
39	12	R1B-R12B OPT	RES, CHIP, 18Ω, 1/4W, 5%, 1206	VISHAY, CRCW120618R0JNEA
40	24	R1C-R12C, R1F-R12F	RES, CHIP, 5.1Ω, 1/16W, 5%, 0402	VISHAY, CRCW04025R10JNED
41	24	R1G-R12G, R1H-R12H	RES, CHIP, 20Ω, 1/16W, 5%, 0402	VISHAY, CRCW040220R0JNED

DEMO MANUAL DC2100B

PARTS LIST

ITEM	QTY	REFERENCE	PART DESCRIPTION	MANUFACTURER/PART NUMBER
42	14	R1J-R12J, R56, R58	RES, CHIP, 2.0k, 1/16W, 5%, 0402	VISHAY, CRCW04022K00JNED
43	16	R1K-R13K, R27, R28, R37	RES, CHIP, 100Ω, 1/16W, 5%, 0402	VISHAY, CRCW0402100RJNED
44	12	R1L-R12L	RES, CHIP, 470Ω, 1/16W, 5%, 0402	VISHAY, CRCW0402470RJNED
45	12	R1M-R12M	RES, CHIP, 33Ω, 1W, 5%, 2512	VISHAY, CRCW251233R0JNEG
46	12	R1N-R12N	RES, CHIP, 3.3k, 1/16W, 5%, 0402	VISHAY, CRCW04023K30JNED
47	1	R2	RES, CHIP, 0Ω, JUMPER, 1/16W, 5%, 0402	VISHAY, CRCW04020000Z0ED
48	2	R4, R8	RES, CHIP, 1.27M, 1/8W, 1%, 0805	VISHAY, CRCW08051M27FKED
49	2	R6, R10	RES, CHIP, 6.81Ω, 1/16W, 1%, 0402	VISHAY, CRCW04026R81FKED
50	8	R11-R18	RES, CHIP, 0Ω, 2512	VISHAY, CRCW25120000Z0EG
51	3	R19, R21, R24	RES, CHIP, 23.7k, 1/16W, 1%, 0402	VISHAY, CRCW040223K7FKED
52	2	R20, R22	RES, CHIP, 33.2k, 1/16W, 1%, 0402	VISHAY, CRCW040233K2FKED
53	2	R25, R26	RES, CHIP, 60.4Ω, 1/10W, 1%, 0603	VISHAY, CRCW060360R4FKED
54	2	R29, R63	RES, CHIP, 60.4Ω, 1/16W, 1%, 0402	VISHAY, CRCW040260R4FKED
55	4	R30, R31, R40, R41	RES, CHIP, 1.00M, 1/16W, 5%, 0402	VISHAY, CRCW04021M00JNED
56	2	R32, R39	RES, CHIP, 1.40k, 1/16W, 1%, 0402	VISHAY, CRCW04021K40JKED
57	2	R33, R38	RES, CHIP, 604Ω, 1/16W, 1%, 0402	VISHAY, CRCW0402604RJKED
58	5	R34, R36, R47, R61, R62	RES, CHIP, 2.0k, 1/16W, 5%, 0402	VISHAY, CRCW04022K00JNED
59	1	R35	RES, CHIP, 10k, 1/16W, 1%, 0402	VISHAY, CRCW040210K0FKED
60	6	R42, R43, R50-R52, R60	RES, CHIP, 10.0k, 1/16W, 5%, 0402	VISHAY, CRCW040210K0JNED
61	1	R44	RES, CHIP, 1.0Ω, 1/16W, 5%, 0402	VISHAY, CRCW04021R00JNED
62	1	R49	RES, CHIP, 1.0k, 1/16W, 5%, 0402	VISHAY, CRCW04021K00JNED
63	1	R53	RES, CHIP, 100k, 1/16W, 1%, 0402	VISHAY, CRCW0402100KFKED
64	2	R54, R55	RES, CHIP, 20Ω, 1/10W, 5%, 0603	VISHAY, CRCW060320R0JNEA
65	1	R59	RES, CHIP, 5.1k, 1/16W, 5%, 0402	VISHAY, CRCW04025K10JNED
66	1	R64	RES, CHIP, 2.49k, 1/16W, 1%, 0402	VISHAY, CRCW04022K49FKED
67	1	R65	RES, CHIP, 1.00M, 1/16W, 1%, 0402	VISHAY, CRCW04021M00FKED
68	1	R66	RES, CHIP, 301Ω, 1/10W, 1%, 0603	VISHAY, CRCW0603301RFKED
69	12	RS1A-RS12A	RES, CHIP, 5mΩ, 1W, 1%, 1206	SUSUMU, PRL1632-R005-F
70	12	RS1B-RS12B	RES, CHIP, 10mΩ, 1W, 1%, 1206	SUSUMU, PRL1632-R010-F
71	12	Q1A-Q12A	MOSFET, 100V, 0.0087Ω, 60A, POWERPAK-SO8	VISHAY, SIR882ADP-GE3
72	12	Q1B-Q12B	MOSFET, 100V, 0.058Ω, 25A, POWERPAK-1212-8	VISHAY, SIS892ADN-GE3
73	12	Q1C-Q12C	MOSFET, P-CHANNEL 30V, 80MΩ, MPAK	INFINEON, BSS308PEH6327XT
74	2	Q1, Q2	MOSFET, 100V, 10Ω, SOT-323	DIODES INC, BSS123W-7-F
75	1	Q3	TRANS. NPN, 180V, 0.6A, SOT-223	CENTRAL SEMI, CZT5551
76	1	Q4	TRANS. PNP, 60V, SOT-23	CENTRAL SEMI, CMPT3906E
77	1	Q5	MOSFET, P-CHANNEL 50V, 4Ω, SOT-23	CENTRAL SEMI, CMPDM8002A
78	2	Q6, Q7	TRANS. NPN, 60V, SOT-23	CENTRAL SEMI, CMPT3904E
79	1	Q8	MOSFET, 100V, 10Ω, SOT-323	DIODES INC, BSS123W
80	12	T1-T12	TRANSFORMER, 1:1, 3.0μH, 10.8A	WURTH, 750312504
81	1	T13, T15	TRANSFORMER, ISOLATION	PULSE ENG., PE-68386NLT
82	1	T14	IND., CHOKE COM MODE 22μH, 1.2kΩ SMD	TDK, ACT458-220-2P-TL003

PARTS LIST

ITEM	QTY	REFERENCE	PART DESCRIPTION	MANUFACTURER/PART NUMBER
83	2	U1, U2	IC, SMT, BIDIRECTIONAL BATTERY BALANCER	LINEAR, LTC3300ILXE-1#PBF
84	1	U3	IC, SMT, BATTERY MONITOR	LINEAR, LTC6804IG-2#PBF
85	1	U4	IC, SMT, 24AA64	MICROCHIP TECH. 24AA64T-I/OT
86	1	U5	IC, SMT, ISOSPI ISOLATED COMM. INTERFACE	LINEAR, LTC6820IMS#PBF
87	2	U6, U7	IC, SMT, 8-CHANNEL MUX, SSOP-16	LINEAR, LTC1380CGN#PBF
88	1	U8	MODULE, USB ISOLATOR	LINEAR, LTM2884CY#PBF
89	1	U9	IC, SMT, MICRO POWER VLDO, 3.3V, SOT23-5	LINEAR, LT1761ES5-3.3#PBF
90	1	U10	14-BIT UC W/USB, 8mm × 8mm QFN44	MICROCHIP, PIC18F47J53-I/ML
91	1	Y1	12MHz CRYSTAL	ECS INC, ECS-120-20-3X

Components and Hardware for Demo Board Only

1	15	E1-E15	TURRET, 0.09"	MIL-MAX, 2501-2-00-80-00-00-07-0
2	1	J17	HEADER, SMD, 1 × 15, TIN PLATED, RT ANGLE	HIROSE, DF3DZ-15P-2(21)
3	6	JP1-JP6	HEADER, 3 PINS, 2mm	WURTH, 62000311121
4	6	JP1-JP6	SHUNT 2mm	WURTH, 60800213421
5	1	JP7	HEADER, 2.54mm, 3 × 6 THT VERT 18POS	SAMTEC, TSW-106-07-L-T
6	1	JP7(MATE)	JP7 JUMPER BOARD	LINEAR, DC2100-ASSY-1
7	1	J17(MATE)	DC2100B THERMISTOR BOARD	LINEAR, DC2100B - THERM-1
8	10		STAND-OFF HEX, NYL 8/32 THR 0.25" L	KEYSTONE, 1904A
9	10		SCREW, PAN PHILLIPS 8-32 1/4 NYL	B&F FASTENER, NY PMS 8320025PH

Optional Components

1	0	C1C-C12C	CAP, X5R, 100μF, 6.3V, 10%, 1210	MURATA, GRM32ER60J107ME20L
2	0	C1S-C12S, C1T-C12T	CAP, X7R, 2.2μF, 100V, 10%, 1210	MURATA, GRM32ER72A225KA35L
3	0	C1L-C12L OPT	CAP, OPT, 100V, 0805	
4	0	C21, C32 OPT	CAP, X7R, 100pF, 100V, 10%, 0603	AVX, 06031C101KAT
5	0	C40 OPT	CAP, X5R, 10μF, 6.3V, 20% 0603	MURATA, GRM188R60J106ME47D
6	0	C49	CAP, OPT, 16V, 0402	
7	0	D1A-D12A OPT	DIODE, SCHOTTKY 2.0A 60V HI EFFICIENCY	DIODES INC, DFLS260-7
8	0	D1B-D12B OPT	DIODE, SCHOTTKY 100V 1A BARRIER RECTIFIER POWERDI123	DIODES INC, DFLS1100-7
9	0	D1C-D12C OPT	SMD, SCHOTTKY	CENTRAL SEMI, CMOSH-4E
10	0	R1, R7 OPT	RES, CHIP, 1.00M, 1/16W, 5%, 0402	VISHAY, CRCW04021M00JNED
11	0	R3, R5, R9, R23 OPT	RES, CHIP, 0Ω, 0402	VISHAY, CRCW04020000Z0ED
12	0	R45, R46, R48, R57 OPT	RES, CHIP, 0Ω, 2512	VISHAY, CRCW25120000Z0EF
13	0	J2, J3, J4, J16 OPT	HEADER 1 × 2	WEIDMULLER, 179313000_SC
14	0	J2, J3, J4, J16 (MATE) OPT	SOCKET 1 × 2	WEIDMULLER, 1792770000
15	0	J5-J15 OPT	HEADER, 1 × 3	WEIDMULLER, 179314000_SC
16	0	J5-J15 (MATE) OPT	SOCKET, 1 × 3	WEIDMULLER, 1792780000

PARTS LIST

ITEM	QTY	REFERENCE	PART DESCRIPTION	MANUFACTURER/PART NUMBER
Thermistor Board				
1	1	J1	CONN RECEPT 15POS 2mm VERT TIN	HIROSE, DF3-15S-2DSA(25)
2	1	R1	RES, CHIP, 340k, 1/16W, 1%, 0402	VISHAY, CRCW0402340KFED
3	1	R2	RES, CHIP, 54.9k, 1/16W, 1%, 0402	VISHAY, CRCW040254K9FKED
4	1	R3	RES, CHIP, 20k, 1/16W, 1%, 0402	VISHAY, CRCW040220K0FKED
5	1	R4	RES, CHIP, 8.06k, 1/16W, 1%, 0402	VISHAY, CRCW04028K06FKED
6	1	R5	RES, CHIP, 5.36k, 1/16W, 1%, 0402	VISHAY, CRCW04025K36FKED
7	1	R6	RES, CHIP, 3.65k, 1/16W, 1%, 0402	VISHAY, CRCW04023K65FKED
8	1	R7	RES, CHIP, 2.49k, 1/16W, 1%, 0402	VISHAY, CRCW04022K49FKED
9	1	R8	RES, CHIP, 1.24k, 1/16W, 1%, 0402	VISHAY, CRCW04021K24FKED
10	1	R9	RES, CHIP, 909Ω, 1/16W, 1%, 0402	VISHAY, CRCW0402909RFKED
11	1	R10	RES, CHIP, 681Ω, 1/16W, 1%, 0402	VISHAY, CRCW0402681RFKED
12	1	R11	RES, CHIP, 301Ω, 1/16W, 1%, 0402	VISHAY, CRCW0402301RFKED
13	1	R12	RES, CHIP, 147Ω, 1/16W, 1%, 0402	VISHAY, CRCW0402147RFKED
14	14	E1-E14	TURRET, 0.061" DIA	MILL MAX, 2308-2-00-80-00-00-07-0


DEMO MANUAL DC2100B



SCHEMATIC DIAGRAM




SCHEMATIC DIAGRAM



DEMO MANUAL DC2100B

SCHEMATIC DIAGRAM






SCHEMATIC DIAGRAM



CUSTOMER NOTICE LINEAR TECHNOLOGY HAS MADE A BEST EFFORT TO DESIGN A CIRCUIT THAT MEETS CUSTOMER SPECIFICATIONS. IT IS THE RESPONSIBILITY OF THE CUSTOMER TO VERIFY THE PROPER AND RELIABLE OPERATION IN THE ACTUAL APPLICATION. THE CUSTOMER AGREES TO HOLD LINEAR TECHNOLOGY HARMLESS FROM ANY LIABILITY ARISING OUT OF THE CIRCUIT BOARD. AS YOU MAY KNOW, SIGNIFICANTLY AFFECT CIRCUIT PERFORMANCE OR RELIABILITY. CONTACT LINEAR TECHNOLOGY APPLICATIONS ENGINEERING FOR ASSISTANCE.		APPROVALS	
		PCB DES.	NC
		APP ENG.	J. DESW

ASSEMBLY NOTE:

SCHEMATIC DIAGRAM



DEMO MANUAL DC2100B

DEMONSTRATION BOARD IMPORTANT NOTICE

Linear Technology Corporation (LTC) provides the enclosed product(s) under the following **AS IS** conditions:

This demonstration board (DEMO BOARD) kit being sold or provided by Linear Technology is intended for use for **ENGINEERING DEVELOPMENT OR EVALUATION PURPOSES ONLY** and is not provided by LTC for commercial use. As such, the DEMO BOARD herein may not be complete in terms of required design-, marketing-, and/or manufacturing-related protective considerations, including but not limited to product safety measures typically found in finished commercial goods. As a prototype, this product does not fall within the scope of the European Union directive on electromagnetic compatibility and therefore may or may not meet the technical requirements of the directive, or other regulations.

If this evaluation kit does not meet the specifications recited in the DEMO BOARD manual the kit may be returned within 30 days from the date of delivery for a full refund. THE FOREGOING WARRANTY IS THE EXCLUSIVE WARRANTY MADE BY THE SELLER TO BUYER AND IS IN LIEU OF ALL OTHER WARRANTIES, EXPRESSED, IMPLIED, OR STATUTORY, INCLUDING ANY WARRANTY OF MERCHANTABILITY OR FITNESS FOR ANY PARTICULAR PURPOSE. EXCEPT TO THE EXTENT OF THIS INDEMNITY, NEITHER PARTY SHALL BE LIABLE TO THE OTHER FOR ANY INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES.

The user assumes all responsibility and liability for proper and safe handling of the goods. Further, the user releases LTC from all claims arising from the handling or use of the goods. Due to the open construction of the product, it is the user's responsibility to take any and all appropriate precautions with regard to electrostatic discharge. Also be aware that the products herein may not be regulatory compliant or agency certified (FCC, UL, CE, etc.).

No License is granted under any patent right or other intellectual property whatsoever. **LTC assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or any other intellectual property rights of any kind.**

LTC currently services a variety of customers for products around the world, and therefore this transaction **is not exclusive**.

Please read the DEMO BOARD manual prior to handling the product. Persons handling this product must have electronics training and observe good laboratory practice standards. **Common sense is encouraged.**

This notice contains important safety information about temperatures and voltages. For further safety concerns, please contact a LTC application engineer.

Mailing Address:

Linear Technology
1630 McCarthy Blvd.
Milpitas, CA 95035

Copyright © 2004, Linear Technology Corporation