

EFR32xG14 Wireless Gecko Reference Manual



The Wireless Gecko portfolio of SoCs (EFR32) includes Mighty Gecko (EFR32MG14), Blue Gecko (EFR32BG14), and Flex Gecko (EFR32FG14) families. With support for Zigbee[®], Thread, Bluetooth Low Energy (BLE) and proprietary protocols, the Wireless Gecko portfolio is ideal for enabling energy-friendly wireless networking for IoT devices.

The single-die solution provides industry-leading energy efficiency, ultra-fast wakeup times, a scalable high-power amplifier, an integrated balun and no-compromise MCU features.

KEY FEATURES

- 32-bit ARM® Cortex-M4 core with 40 MHz maximum operating frequency
- Scalable Memory and Radio configuration options available in several footprint compatible QFN packages
- 12-channel Peripheral Reflex System enabling autonomous interaction of MCU peripherals
- Autonomous Hardware Crypto Accelerator
- Integrated balun for 2.4 GHz and integrated PA with up to 19 dBm transmit power for 2.4 GHz and 20 dBm transmit power for Sub-GHz radios
- · Integrated DC-DC with RF noise mitigation




Table of Contents

1.	About This Document		26
	1.1 Introduction		.26
	1.2 Conventions		.26
	1.3 Related Documentation		.27
2.	System Overview		28
	2.1 Introduction		
	2.2 Block Diagrams		.29
	2.3 MCU Features Overview		.30
	2.4 Oscillators and Clocks		.32
	2.5 RF Frequency Synthesizer		.32
	2.6 Modulation Modes		.32
	2.7 Transmit Mode		.33
	2.8 Receive Mode		.33
	2.9 Data Buffering		.33
	2.10 Unbuffered Data Transfer		.33
	2.11 Frame Format Support		.33
	2.12 Hardware CRC Support		.34
	2.13 Convolutional Encoding / Decoding		.34
	2.14 Binary Block Encoding / Decoding		.34
	2.15 Data Encryption and Authentication		.35
	2.16 Timers		.36
	2.17 RF Test Modes		.36
3.	System Processor		37
	3.1 Introduction		.37
	3.2 Features		.38
	3.3 Functional Description		.38
	3.3.1 Interrupt Operation		
	3.3.2 Interrupt Request Lines (IRQ)	•	
4.	Memory and Bus System	•	41
	4.1 Introduction		
	4.2 Functional Description		
	4.2.2 Bit-banding		
	4.2.3 Peripheral Bit Set and Clear		
	4.2.4 Peripherals		
	4.2.5 Bus Matrix		
	4.3 Access to Low Energy Peripherals (Asynchronous Registers)		.51

	4.3.1 Writing	
	4.3.2 Reading	.54
	4.3.3 FREEZE Register	.54
4.4	Flash	.54
4.5	SRAM	.55
4.6	DI Page Entry Map	.56
4.7	DI Page Entry Description	.58
	4.7.1 CAL - CRC of DI-page and calibration temperature	
	4.7.2 MODULEINFO - Module trace information	
	4.7.3 EXTINFO - External Component description	
	4.7.4 EUI48L - EUI48 OUI and Unique identifier	
	4.7.5 EUI48H - OUI	
	4.7.6 CUSTOMINFO - Custom information	
	4.7.7 MEMINFO - Flash page size and misc. chip information	
	4.7.8 UNIQUEL - Low 32 bits of device unique number	
	4.7.9 UNIQUEH - High 32 bits of device unique number	
	4.7.10 MSIZE - Flash and SRAM Memory size in kB	
	4.7.11 PART - Part description	
	4.7.12 DEVINFOREV - Device information page revision	
	4.7.13 EMUTEMP - EMU Temperature Calibration Information	.65
	4.7.14 ADC0CAL0 - ADC0 calibration register 0	.66
	4.7.15 ADC0CAL1 - ADC0 calibration register 1	.67
	4.7.16 ADC0CAL2 - ADC0 calibration register 2	
	4.7.17 ADC0CAL3 - ADC0 calibration register 3	
	4.7.18 HFRCOCALO - HFRCO Calibration Register (4 MHz)	
	4.7.19 HFRCOCAL3 - HFRCO Calibration Register (7 MHz)	
	4.7.20 HFRCOCAL6 - HFRCO Calibration Register (13 MHz)	
	4.7.21 HFRCOCAL7 - HFRCO Calibration Register (16 MHz)	
	4.7.22 HFRCOCAL8 - HFRCO Calibration Register (19 MHz)	
	4.7.23 HFRCOCAL10 - HFRCO Calibration Register (26 MHz)	.74
	4.7.24 HFRCOCAL11 - HFRCO Calibration Register (32 MHz)	
	4.7.25 HFRCOCAL12 - HFRCO Calibration Register (38 MHz)	
	4.7.26 AUXHFRCOCAL0 - AUXHFRCO Calibration Register (4 MHz)	
	4.7.27 AUXHFRCOCAL3 - AUXHFRCO Calibration Register (7 MHz)	
	4.7.28 AUXHFRCOCAL6 - AUXHFRCO Calibration Register (13 MHz)	.79
	4.7.29 AUXHFRCOCAL7 - AUXHFRCO Calibration Register (16 MHz)	.80
	4.7.30 AUXHFRCOCAL8 - AUXHFRCO Calibration Register (19 MHz)	.81
	4.7.31 AUXHFRCOCAL10 - AUXHFRCO Calibration Register (26 MHz)	.82
	4.7.32 AUXHFRCOCAL11 - AUXHFRCO Calibration Register (32 MHz)	.83
	4.7.33 AUXHFRCOCAL12 - AUXHFRCO Calibration Register (38 MHz)	
	4.7.34 VMONCAL0 - VMON Calibration Register 0	
	4.7.35 VMONCAL1 - VMON Calibration Register 1	
	4.7.36 VMONCAL2 - VMON Calibration Register 2	
	4.7.37 IDAC0CAL0 - IDAC0 Calibration Register 0	
	·	
	4.7.38 IDAC0CAL1 - IDAC0 Calibration Register 1	
	4.7.39 DCDCLNVCTRL0 - DCDC Low-noise VREF Trim Register 0	
	4.7.40 DCDCLPVCTRL0 - DCDC Low-power VREF Trim Register 0	.90

		DCDCLPVCTRL1 - DCDC Low-power VREF Trim Register 1						
	4.7.42	DCDCLPVCTRL2 - DCDC Low-power VREF Trim Register 2						.92
	4.7.43	DCDCLPVCTRL3 - DCDC Low-power VREF Trim Register 3						.93
	4.7.44	DCDCLPCMPHYSSEL0 - DCDC LPCMPHYSSEL Trim Register 0						.93
	4.7.45	DCDCLPCMPHYSSEL1 - DCDC LPCMPHYSSEL Trim Register 1						.94
	4.7.46	VDAC0MAINCAL - VDAC0 Cals for Main Path						.95
	4.7.47	VDAC0ALTCAL - VDAC0 Cals for Alternate Path						.96
	4.7.48	VDAC0CH1CAL - VDAC0 CH1 Error Cal						.97
	4.7.49	OPA0CAL0 - OPA0 Calibration Register for DRIVESTRENGTH 0, INCBW=1						.98
	4.7.50	OPA0CAL1 - OPA0 Calibration Register for DRIVESTRENGTH 1, INCBW=1						
	4.7.51	OPA0CAL2 - OPA0 Calibration Register for DRIVESTRENGTH 2, INCBW=1						100
		OPA0CAL3 - OPA0 Calibration Register for DRIVESTRENGTH 3, INCBW=1						101
	4.7.53	OPA1CAL0 - OPA1 Calibration Register for DRIVESTRENGTH 0, INCBW=1						102
	4.7.54	OPA1CAL1 - OPA1 Calibration Register for DRIVESTRENGTH 1, INCBW=1						
	4.7.55	OPA1CAL2 - OPA1 Calibration Register for DRIVESTRENGTH 2, INCBW=1						
	4.7.56	OPA1CAL3 - OPA1 Calibration Register for DRIVESTRENGTH 3, INCBW=1						105
	4.7.57	OPA0CAL4 - OPA0 Calibration Register for DRIVESTRENGTH 0, INCBW=0						106
		OPA0CAL5 - OPA0 Calibration Register for DRIVESTRENGTH 1, INCBW=0						107
	4.7.59	OPA0CAL6 - OPA0 Calibration Register for DRIVESTRENGTH 2, INCBW=0						
	4.7.60	OPA0CAL7 - OPA0 Calibration Register for DRIVESTRENGTH 3, INCBW=0						109
	4.7.61	OPA1CAL4 - OPA1 Calibration Register for DRIVESTRENGTH 0, INCBW=0						
		OPA1CAL5 - OPA1 Calibration Register for DRIVESTRENGTH 1, INCBW=0						111
		OPA1CAL6 - OPA1 Calibration Register for DRIVESTRENGTH 2, INCBW=0						
		OPA1CAL7 - OPA1 Calibration Register for DRIVESTRENGTH 2, INCBW=0		-	-	-	_	113
	4.7.04	OFATOALT - OFAT Cambration Register for DIVIVES TILLING 1113, INCDVV-0		•	•	•	•	113
5.	Radio Trans	sceiver						114
	5.1 Introdu	ction						115
6	DRG - Dobi	ıg Interface						116
Ο.								
	6.1 Introdu	ction	•				•	116
	6.2 Feature	s						116
	6.3 Function	nal Description						116
	6.3.1 D	ebug Pins						117
	6.3.2 D	ebug and EM2 Deep Sleep/EM3 Stop						117
	6.3.3 A	uthentication Access Point						117
	6.3.4 D	ebug Lock						118
	6.3.5 A	AP Lock						118
	6.3.6 D	ebugger Reads of Actionable Registers						119
		ebug Recovery						
	6.4 Pagista	r Map						110
	_							
	-	r Description.						
		AP_CMD - Command Register						
		AP_CMDKEY - Command Key Register						
		AP_STATUS - Status Register						
		AP_CTRL - Control Register						
		AP_CRCCMD - CRC Command Register						
	6.5.6 A	AAP_CRCSTATUS - CRC Status Register						
		AP CRCADDR - CRC Address Register						

	6.5.8 AAP_CRCRESULT - CRC Result Register	123
	6.5.9 AAP_IDR - AAP Identification Register	124
7.	MSC - Memory System Controller	125
	7.1 Introduction	
	7.2 Features	
	7.3 Functional Description	
	7.3.1 User Data (UD) Page Description	
	7.3.2 Lock Bits (LB) Page Description.	
	7.3.3 Device Information (DI) Page	
	7.3.4 Bootloader	
	7.3.5 Device Revision	129
	7.3.6 Post-reset Behavior	
	7.3.7 Flash Startup	130
	7.3.8 Wait-states	130
	7.3.9 Suppressed Conditional Branch Target Prefetch (SCBTP)	
	7.3.10 Cortex-M4 If-Then Block Folding	
	7.3.11 Instruction Cache	
	7.3.12 Low Voltage Flash Read	
	7.3.13 Erase and Write Operations.	133
	7.4 Register Map	134
	7.5 Register Description.	135
	7.5.1 MSC_CTRL - Memory System Control Register	135
	7.5.2 MSC_READCTRL - Read Control Register	136
	7.5.3 MSC_WRITECTRL - Write Control Register	137
	7.5.4 MSC_WRITECMD - Write Command Register	138
	7.5.5 MSC_ADDRB - Page Erase/Write Address Buffer	
	7.5.6 MSC_WDATA - Write Data Register	
	7.5.7 MSC_STATUS - Status Register	
	7.5.8 MSC_IF - Interrupt Flag Register	
	7.5.9 MSC_IFS - Interrupt Flag Set Register	
	7.5.10 MSC_IFC - Interrupt Flag Clear Register	
	7.5.11 MSC_IEN - Interrupt Enable Register	
	7.5.12 MSC_LOCK - Configuration Lock Register	
	7.5.13 MSC_CACHECMD - Flash Cache Command Register	
	7.5.14 MSC_CACHEHITS - Cache Hits Performance Counter	
	7.5.15 MSC_CACHEMISSES - Cache Misses Performance Counter	
	7.5.16 MSC_MASSLOCK - Mass Erase Lock Register	
	7.5.17 MSC_STARTOF - Startup Control	
	7.5.19 MSC_BOOTLOADERCTRL - Bootloader Read and Write Enable, Write Once Register	
	7.5.19 MSC_BOOTLOADERCTRL - Bootloader Read and Write Enable, Write Once Register 7.5.20 MSC_AAPUNLOCKCMD - Software Unlock AAP Command Register	
	7.5.20 MSC_AAFONEOCKCMD - Software Officer AAF Command Register	
_	-	
8.	LDMA - Linked DMA Controller	
	8.1 Introduction	
	8.1.1 Features	154

	8.2 Block Diagram	. 155
	8.3 Functional Description	. 156
	8.3.1 Channel Descriptor	
	8.3.2 Channel Configuration	
	8.3.3 Channel Select Configuration	
	8.3.4 Starting a Transfer	
	8.3.5 Managing Transfer Errors	
	8.3.6 Arbitration	
	8.3.7 Channel Descriptor Data Structure	
	8.3.8 Interaction With the EMU	
	8.3.9 Interrupts	
	8.3.10 Debugging	
	8.4 Examples	
	8.4.1 Single Direct Register DMA Transfer	
	8.4.2 Descriptor Linked List	
	· · · · · · · · · · · · · · · · · · ·	
	8.4.4 Descriptor List With Looping	
	8.4.5 Simple Inter-Channel Synchronization.	
	8.4.6 2D Copy	
	8.4.7 Ping-Pong	
	8.4.8 Scatter-Gather	
	8.5 Register Map	. 180
	8.6 Register Description	. 181
	8.6.1 LDMA_CTRL - DMA Control Register	. 181
	8.6.2 LDMA_STATUS - DMA Status Register	. 182
	8.6.3 LDMA_SYNC - DMA Synchronization Trigger Register (Single-Cycle RMW)	. 183
	8.6.4 LDMA_CHEN - DMA Channel Enable Register (Single-Cycle RMW)	. 183
	8.6.5 LDMA_CHBUSY - DMA Channel Busy Register	. 184
	8.6.6 LDMA_CHDONE - DMA Channel Linking Done Register (Single-Cycle RMW)	. 184
	8.6.7 LDMA_DBGHALT - DMA Channel Debug Halt Register	. 185
	8.6.8 LDMA_SWREQ - DMA Channel Software Transfer Request Register	. 185
	8.6.9 LDMA_REQDIS - DMA Channel Request Disable Register	. 186
	8.6.10 LDMA_REQPEND - DMA Channel Requests Pending Register	. 186
	8.6.11 LDMA_LINKLOAD - DMA Channel Link Load Register	. 187
	8.6.12 LDMA_REQCLEAR - DMA Channel Request Clear Register	. 187
	8.6.13 LDMA_IF - Interrupt Flag Register	. 188
	8.6.14 LDMA_IFS - Interrupt Flag Set Register	. 188
	8.6.15 LDMA_IFC - Interrupt Flag Clear Register	. 189
	8.6.16 LDMA_IEN - Interrupt Enable Register	. 189
	8.6.17 LDMA_CHx_REQSEL - Channel Peripheral Request Select Register	. 190
	8.6.18 LDMA_CHx_CFG - Channel Configuration Register	. 193
	8.6.19 LDMA_CHx_LOOP - Channel Loop Counter Register	. 194
	8.6.20 LDMA_CHx_CTRL - Channel Descriptor Control Word Register	. 195
	8.6.21 LDMA_CHx_SRC - Channel Descriptor Source Data Address Register	. 198
	8.6.22 LDMA_CHx_DST - Channel Descriptor Destination Data Address Register	. 198
	8.6.23 LDMA_CHx_LINK - Channel Descriptor Link Structure Address Register	. 199
0	PMIL Poort Management Unit	200
J .	RMU - Reset Management Unit	. ∠00

	9.1	Introduction	•	 •		•	•	 •	•	•	•	•	•	•	٠	200
	9.2	Features														200
	9.3	Functional Description														201
		9.3.1 Reset Levels														
	Ç	9.3.2 RMU_RSTCAUSE Register														203
	Ç	9.3.3 Power-On Reset (POR)														204
	(9.3.4 Brown-Out Detector (BOD)														204
		9.3.5 RESETn Pin Reset														
		9.3.6 Watchdog Reset														
		9.3.7 Lockup Reset														
		9.3.8 System Reset Request														
		9.3.9 Reset State														
	,	9.3.10 Register Reset Signals		 -	•	•		 •	-	•	•	٠	•	•	•	205
	9.4	Register Map														207
	9.5	Register Description														208
	(9.5.1 RMU_CTRL - Control Register														208
	Ç	9.5.2 RMU_RSTCAUSE - Reset Cause Register														210
	(9.5.3 RMU_CMD - Command Register														211
		9.5.4 RMU_RST - Reset Control Register														
	(9.5.5 RMU_LOCK - Configuration Lock Register														212
١٥.	ЕМ	U - Energy Management Unit														213
		Introduction														
		Peatures														
		B Functional Description														
		10.3.1 Energy Modes														
		10.3.2 Entering Low Energy Modes														
		10.3.3 Exiting a Low Energy Mode														
		10.3.4 Power Configurations														
		10.3.5 DC-to-DC Interface														
		10.3.6 Analog Peripheral Power Selection														
		10.3.8 IOVDD Connection														
		10.3.9 Voltage Scaling														
		10.3.10 EM2/EM3 Peripheral Retention Disable														
		10.3.11 Brown Out Detector (BOD)														
		10.3.12 Voltage Monitor (VMON)														
		10.3.13 Powering Off SRAM Blocks														
		10.3.14 Temperature Sensor														
		10.3.15 Registers latched in EM4														
		10.3.16 Register Resets														
		Register Map														
		Register Description														
		10.5.1 EMU_CTRL - Control Register														
		10.5.2 EMU_STATUS - Status Register														
		10.0.0 LIVIO LOOK - COINIQUIALION LOOK NEGISLEI														<u>_</u>

10.5.4 EMU_RAM0CTRL - Memory Control Register	243
10.5.5 EMU_CMD - Command Register	244
10.5.6 EMU_EM4CTRL - EM4 Control Register	245
10.5.7 EMU_TEMPLIMITS - Temperature Limits for Interrupt Generation	246
10.5.8 EMU_TEMP - Value of Last Temperature Measurement	246
10.5.9 EMU_IF - Interrupt Flag Register	247
10.5.10 EMU_IFS - Interrupt Flag Set Register	249
10.5.11 EMU_IFC - Interrupt Flag Clear Register	251
10.5.12 EMU_IEN - Interrupt Enable Register	253
10.5.13 EMU_PWRLOCK - Regulator and Supply Lock Register	255
10.5.14 EMU_PWRCTRL - Power Control Register	256
10.5.15 EMU_DCDCCTRL - DCDC Control	
10.5.16 EMU_DCDCMISCCTRL - DCDC Miscellaneous Control Register	
10.5.17 EMU_DCDCZDETCTRL - DCDC Power Train NFET Zero Current Detector Control Regis	
10.5.18 EMU_DCDCCLIMCTRL - DCDC Power Train PFET Current Limiter Control Register .	
10.5.19 EMU_DCDCLNCOMPCTRL - DCDC Low Noise Compensator Control Register	
10.5.20 EMU_DCDCLNVCTRL - DCDC Low Noise Voltage Register	
10.5.21 EMU_DCDCLPVCTRL - DCDC Low Power Voltage Register	
10.5.22 EMU_DCDCLPCTRL - DCDC Low Power Control Register	
10.5.23 EMU_DCDCLNFREQCTRL - DCDC Low Noise Controller Frequency Control	
10.5.24 EMU_DCDCSYNC - DCDC Read Status Register	
10.5.25 EMU_VMONAVDDCTRL - VMON AVDD Channel Control	
10.5.26 EMU_VMONALTAVDDCTRL - Alternate VMON AVDD Channel Control	
10.5.27 EMU_VMONDVDDCTRL - VMON DVDD Channel Control	
10.5.28 EMU_VMONIO0CTRL - VMON IOVDD0 Channel Control	
10.5.29 EMU_RAM1CTRL - Memory Control Register	
10.5.30 EMU_RAM2CTRL - Memory Control Register	
10.5.31 EMU_DCDCLPEM01CFG - Configuration Bits for Low Power Mode to Be Applied Dt EM01, This Field is Only Relevant If LP Mode is Used in EM01	_
10.5.32 EMU_EM23PERNORETAINCMD - Clears Corresponding Bits in EM23PERNORETAIN	
TUS Unlocking Access to Peripheral	
10.5.33 EMU_EM23PERNORETAINSTATUS - Status Indicating If Peripherals Were Powered D	
in EM23, Subsequently Locking Access to It	
10.5.34 EMU_EM23PERNORETAINCTRL - When Set Corresponding Peripherals May Get Pow	
Down in EM23	278
CMU - Clock Management Unit	280
•	
11.1 Introduction	
11.2 Features	
11.3 Functional Description	281
11.3.1 System Clocks	
11.3.2 Oscillators	
11.3.3 Configuration for Operating Frequencies	
11.3.4 Energy Modes	
11.3.5 Clock Output on a Pin	
11.3.6 Clock Input From a Pin	
11.3.7 Clock Output on PRS	305

11.

11.3.8 Error Handling	305
11.3.9 Interrupts	305
11.3.10 Wake-up	306
11.3.11 Protection	306
11.4 Register Map	307
11.5 Register Description	309
11.5.1 CMU_CTRL - CMU Control Register	309
11.5.2 CMU_HFRCOCTRL - HFRCO Control Register	311
11.5.3 CMU_AUXHFRCOCTRL - AUXHFRCO Control Register	313
11.5.4 CMU_LFRCOCTRL - LFRCO Control Register	314
11.5.5 CMU_HFXOCTRL - HFXO Control Register	316
11.5.6 CMU_HFXOSTARTUPCTRL - HFXO Startup Control	318
11.5.7 CMU_HFXOSTEADYSTATECTRL - HFXO Steady State Control	319
11.5.8 CMU_HFXOTIMEOUTCTRL - HFXO Timeout Control	320
11.5.9 CMU_LFXOCTRL - LFXO Control Register	323
11.5.10 CMU_CALCTRL - Calibration Control Register	325
11.5.11 CMU_CALCNT - Calibration Counter Register	327
11.5.12 CMU_OSCENCMD - Oscillator Enable/Disable Command Register	328
11.5.13 CMU_CMD - Command Register	
11.5.14 CMU_DBGCLKSEL - Debug Trace Clock Select	
11.5.15 CMU_HFCLKSEL - High Frequency Clock Select Command Register	
11.5.16 CMU_LFACLKSEL - Low Frequency A Clock Select Register	
11.5.17 CMU_LFBCLKSEL - Low Frequency B Clock Select Register	
11.5.18 CMU_LFECLKSEL - Low Frequency E Clock Select Register	
11.5.19 CMU_STATUS - Status Register	
11.5.20 CMU_HFCLKSTATUS - HFCLK Status Register	
11.5.21 CMU_HFXOTRIMSTATUS - HFXO Trim Status	
11.5.22 CMU_IF - Interrupt Flag Register	
11.5.23 CMU_IFS - Interrupt Flag Set Register	
11.5.24 CMU_IFC - Interrupt Flag Clear Register	
11.5.25 CMU IEN - Interrupt Enable Register	
= : •	
11.5.26 CMU_HFBUSCLKEN0 - High Frequency Bus Clock Enable Register 0	
11.5.27 CMU_HFPERCLKEN0 - High Frequency Peripheral Clock Enable Register 0	
11.5.28 CMU_HFRADIOALTCLKEN0 - High Frequency Alternate Radio Peripheral Clock Elements Register 0	
11.5.29 CMU_LFACLKEN0 - Low Frequency a Clock Enable Register 0 (Async Reg)	
11.5.30 CMU_LFBCLKEN0 - Low Frequency B Clock Enable Register 0 (Async Reg)	
11.5.31 CMU_LFECLKEN0 - Low Frequency E Clock Enable Register 0 (Async Reg)	
11.5.32 CMU_HFPRESC - High Frequency Clock Prescaler Register	
11.5.33 CMU_HFCOREPRESC - High Frequency Core Clock Prescaler Register	
11.5.34 CMU_HFPERPRESC - High Frequency Peripheral Clock Prescaler Register	
11.5.35 CMU_HFRADIOPRESC - High Frequency Radio Peripheral Clock Prescaler Register .	
11.5.36 CMU_HFEXPPRESC - High Frequency Export Clock Prescaler Register	
11.5.37 CMU_LFAPRESC0 - Low Frequency a Prescaler Register 0 (Async Reg)	
11.5.38 CMU_LFBPRESC0 - Low Frequency B Prescaler Register 0 (Async Reg)	
11.5.39 CMU_LFEPRESC0 - Low Frequency E Prescaler Register 0 (Async Reg)	
11.5.40 CMU_HFRADIOALTPRESC - High Frequency Alternate Radio Peripheral Clock Pres	
Register	354

	11.5.41 CMU_SYNCBUSY - Synchronization Busy Register		355
	11.5.42 CMU_FREEZE - Freeze Register		358
	11.5.43 CMU_PCNTCTRL - PCNT Control Register		359
	11.5.44 CMU_ADCCTRL - ADC Control Register		360
	11.5.45 CMU_ROUTEPEN - I/O Routing Pin Enable Register		361
	11.5.46 CMU_ROUTELOC0 - I/O Routing Location Register		362
	11.5.47 CMU_ROUTELOC1 - I/O Routing Location Register		363
	11.5.48 CMU_LOCK - Configuration Lock Register		364
12.	SMU - Security Management Unit		365
	12.1 Introduction		365
	12.2 Features		
	12.3 Functional Description		
	12.3.1 PPU - Peripheral Protection Unit		
	12.3.2 Programming Model	٠	367
	12.4 Register Map		368
	12.5 Register Description		369
	12.5.1 SMU_IF - Interrupt Flag Register		
	12.5.2 SMU_IFS - Interrupt Flag Set Register		
	12.5.3 SMU_IFC - Interrupt Flag Clear Register		
	12.5.4 SMU_IEN - Interrupt Enable Register		
	12.5.5 SMU_PPUCTRL - PPU Control Register		
	12.5.6 SMU_PPUPATD0 - PPU Privilege Access Type Descriptor 0		
	12.5.7 SMU_PPUPATD1 - PPU Privilege Access Type Descriptor 1		
	12.5.8 SMU_PPUFS - PPU Fault Status		
13.	RTCC - Real Time Counter and Calendar		
	13.1 Introduction		377
	13.2 Features		
	13.3 Functional Description		378
	13.3.1 Counter		379
	13.3.2 Capture/Compare Channels		383
	13.3.3 Interrupts and PRS Output		385
	13.3.4 Energy Mode Availability		386
	13.3.5 Register Lock		386
	13.3.6 Oscillator Failure Detection		386
	13.3.7 Retention Registers		386
	13.3.8 Debug Session		386
	13.4 Register Map		387
	13.5 Register Description		
	13.5.1 RTCC_CTRL - Control Register (Async Reg)		
	13.5.2 RTCC_PRECNT - Pre-Counter Value Register (Async Reg)		
	13.5.3 RTCC_CNT - Counter Value Register (Async Reg)		
	13.5.4 RTCC_COMBCNT - Combined Pre-Counter and Counter Value Register		
	13.5.5 RTCC_TIME - Time of Day Register (Async Reg)		
	13.5.6 RTCC DATE - Date Register (Async Reg)		393

	13.5.7 RTCC_IF - RTCC Interrupt Flags			394
	13.5.8 RTCC_IFS - Interrupt Flag Set Register			395
	13.5.9 RTCC_IFC - Interrupt Flag Clear Register			396
	13.5.10 RTCC_IEN - Interrupt Enable Register			397
	13.5.11 RTCC_STATUS - Status Register			398
	13.5.12 RTCC_CMD - Command Register			398
	13.5.13 RTCC_SYNCBUSY - Synchronization Busy Register			398
	13.5.14 RTCC_POWERDOWN - Retention RAM Power-down Register (Async Reg) .			399
	13.5.15 RTCC_LOCK - Configuration Lock Register (Async Reg)			399
	13.5.16 RTCC_EM4WUEN - Wake Up Enable			400
	13.5.17 RTCC_CCx_CTRL - CC Channel Control Register (Async Reg)			401
	13.5.18 RTCC_CCx_CCV - Capture/Compare Value Register (Async Reg)			403
	13.5.19 RTCC_CCx_TIME - Capture/Compare Time Register (Async Reg)			404
	13.5.20 RTCC_CCx_DATE - Capture/Compare Date Register (Async Reg)			405
	13.5.21 RTCC_RETx_REG - Retention Register			405
11	. WDOG - Watchdog Timer			406
14.	-			
	14.1 Introduction			406
	14.2 Features			406
	14.3 Functional Description			406
	14.3.1 Clock Source			
	14.3.2 Debug Functionality			
	14.3.3 Energy Mode Handling			
	14.3.4 Register Access.			
	14.3.5 Warning Interrupt			
	14.3.6 Window Interrupt			
	14.3.7 PRS as Watchdog Clear			
	14.3.8 PRS Rising Edge Monitoring			
	14.4 Register Map			
	14.5 Register Description			
	14.5.1 WDOG_CTRL - Control Register (Async Reg)			
	14.5.2 WDOG_CMD - Command Register (Async Reg)			
	14.5.3 WDOG_SYNCBUSY - Synchronization Busy Register			
	14.5.4 WDOGn_PCHx_PRSCTRL - PRS Control Register (Async Reg)			
	14.5.5 WDOG_IF - Watchdog Interrupt Flags			
	14.5.6 WDOG_IFS - Interrupt Flag Set Register			
	14.5.7 WDOG_IFC - Interrupt Flag Clear Register			
	14.5.8 WDOG_IEN - Interrupt Enable Register	•		420
15.	PRS - Peripheral Reflex System			421
	15.1 Introduction			
	15.2 Features		-	421
	15.3 Functional Description			422
	15.3.1 Channel Functions			422
	15.3.2 Producers			423
	15.3.3 Consumers			424
	15.3.4 Event on PRS			425

	15.3.5 DMA Request on PRS						
	15.3.6 Example						426
	15.4 Register Map						426
	15.5 Register Description						427
	15.5.1 PRS_SWPULSE - Software Pulse Register						
	15.5.2 PRS_SWLEVEL - Software Level Register						
	15.5.3 PRS_ROUTEPEN - I/O Routing Pin Enable Register .						
	15.5.4 PRS_ROUTELOC0 - I/O Routing Location Register .						
	15.5.5 PRS ROUTELOC1 - I/O Routing Location Register .						
	15.5.6 PRS_ROUTELOC2 - I/O Routing Location Register .						
	15.5.7 PRS_CTRL - Control Register						
	15.5.8 PRS_DMAREQ0 - DMA Request 0 Register						
	15.5.9 PRS_DMAREQ1 - DMA Request 1 Register						
	15.5.10 PRS_PEEK - PRS Channel Values						
	15.5.11 PRS_CHx_CTRL - Channel Control Register						
16.	PCNT - Pulse Counter						447
	16.1 Introduction						447
	16.2 Features						447
	16.3 Functional Description						448
	16.3.1 Pulse Counter Modes						448
	16.3.2 Hysteresis						455
	16.3.3 Auxiliary Counter						
	16.3.4 Triggered Compare and Clear						
	16.3.5 Register Access						
	16.3.6 Clock Sources						
	16.3.7 Input Filter						
	16.3.8 Edge Polarity						
	16.3.9 PRS and PCNTn_S0IN,PCNTn_S1IN Inputs						
	16.3.10 Interrupts						
	16.3.11 Cascading Pulse Counters						
	<u> </u>						
	16.4 Register Map						
	16.5 Register Description						
	16.5.1 PCNTn_CTRL - Control Register (Async Reg)						463
	16.5.2 PCNTn_CMD - Command Register (Async Reg)						467
	16.5.3 PCNTn_STATUS - Status Register						
	16.5.4 PCNTn_CNT - Counter Value Register						468
	16.5.5 PCNTn_TOP - Top Value Register						468
	16.5.6 PCNTn_TOPB - Top Value Buffer Register (Async Reg)						469
	16.5.7 PCNTn_IF - Interrupt Flag Register						469
	16.5.8 PCNTn_IFS - Interrupt Flag Set Register						470
	16.5.9 PCNTn_IFC - Interrupt Flag Clear Register						471
	16.5.10 PCNTn_IEN - Interrupt Enable Register						
	16.5.11 PCNTn_ROUTELOC0 - I/O Routing Location Register						
	16.5.12 PCNTn_FREEZE - Freeze Register						
	16.5.13 PCNTn_SYNCBUSY - Synchronization Busy Register						
	16.5.14 PCNTn_AUXCNT - Auxiliary Counter Value Register						

	16.5.15 PCNTn_INPUT - PCNT Input Register		
	16.5.16 PCNTn_OVSCFG - Oversampling Config Register (Async Reg)		478
17.	I2C - Inter-Integrated Circuit Interface		479
	17.1 Introduction		479
	17.2 Features		
	17.3 Functional Description		
	17.3.2 Enable and Reset		
	17.3.3 Safely Disabling and Changing Slave Configuration		
	17.3.4 Clock Generation		
	17.3.5 Arbitration		
	17.3.6 Buffers		
	17.3.7 Master Operation		
	17.3.8 Bus States		
	17.3.9 Slave Operation		
	17.3.10 Transfer Automation		
	17.3.11 Using 10-bit Addresses		
	17.3.12 Error Handling		
	17.3.13 DMA Support		
	17.3.14 Interrupts		
	17.3.15 Wake-up	 •	503
	17.4 Register Map		504
	17.5 Register Description		505
	17.5.1 I2Cn_CTRL - Control Register		505
	17.5.2 I2Cn_CMD - Command Register		508
	17.5.3 I2Cn_STATE - State Register		509
	17.5.4 I2Cn_STATUS - Status Register		
	17.5.5 I2Cn_CLKDIV - Clock Division Register		
	17.5.6 I2Cn_SADDR - Slave Address Register		
	17.5.7 I2Cn_SADDRMASK - Slave Address Mask Register		
	17.5.8 I2Cn RXDATA - Receive Buffer Data Register (Actionable Reads)		
	17.5.9 I2Cn_RXDOUBLE - Receive Buffer Double Data Register (Actionable Reads) .		
	17.5.10 I2Cn RXDATAP - Receive Buffer Data Peek Register		
	17.5.11 I2Cn_RXDOUBLEP - Receive Buffer Double Data Peek Register		
	17.5.12 I2Cn_TXDATA - Transmit Buffer Data Register		
	17.5.13 I2Cn_TXDOUBLE - Transmit Buffer Double Data Register		
	17.5.14 I2Cn_IF - Interrupt Flag Register		
	17.5.15 I2Cn_IFS - Interrupt Flag Set Register		
	17.5.16 I2Cn_IFC - Interrupt Flag Clear Register		
	17.5.17 I2Cn IEN - Interrupt Enable Register		
	17.5.18 I2Cn_ROUTEPEN - I/O Routing Pin Enable Register		
	17.5.19 I2Cn_ROUTELOC0 - I/O Routing Location Register		
40			
ιď.	USART - Universal Synchronous Asynchronous Receiver/Transmitter		
	18.1 Introduction	 •	
	18.2 Features		528

18.3 Functional Description	
18.3.1 Modes of Operation	530
18.3.2 Asynchronous Operation	530
18.3.3 Synchronous Operation	547
18.3.4 Hardware Flow Control	553
18.3.5 Debug Halt	553
18.3.6 PRS-triggered Transmissions	553
18.3.7 PRS RX Input	553
18.3.8 PRS CLK Input	554
18.3.9 DMA Support	
18.3.10 Timer	555
18.3.11 Interrupts	560
18.3.12 IrDA Modulator/ Demodulator	561
18.4 Register Map	562
18.5 Register Description	563
18.5.1 USARTn_CTRL - Control Register	563
18.5.2 USARTn_FRAME - USART Frame Format Register	
18.5.3 USARTn_TRIGCTRL - USART Trigger Control Register	
18.5.4 USARTn_CMD - Command Register	572
18.5.5 USARTn_STATUS - USART Status Register	573
18.5.6 USARTn_CLKDIV - Clock Control Register	574
18.5.7 USARTn_RXDATAX - RX Buffer Data Extended Register (Actionable Reads) 5	575
18.5.8 USARTn_RXDATA - RX Buffer Data Register (Actionable Reads)	575
18.5.9 USARTn_RXDOUBLEX - RX Buffer Double Data Extended Register (Actionable Reads) 5	576
18.5.10 USARTn_RXDOUBLE - RX FIFO Double Data Register (Actionable Reads) 5	577
18.5.11 USARTn_RXDATAXP - RX Buffer Data Extended Peek Register 5	577
18.5.12 USARTn_RXDOUBLEXP - RX Buffer Double Data Extended Peek Register 5	578
18.5.13 USARTn_TXDATAX - TX Buffer Data Extended Register	
18.5.14 USARTn_TXDATA - TX Buffer Data Register	
18.5.15 USARTn_TXDOUBLEX - TX Buffer Double Data Extended Register 5	
18.5.16 USARTn_TXDOUBLE - TX Buffer Double Data Register	
18.5.17 USARTn_IF - Interrupt Flag Register	
18.5.18 USARTn_IFS - Interrupt Flag Set Register	
18.5.19 USARTn_IFC - Interrupt Flag Clear Register	
18.5.20 USARTn_IEN - Interrupt Enable Register 5	
18.5.21 USARTn_IRCTRL - IrDA Control Register	
18.5.22 USARTn_INPUT - USART Input Register	
18.5.23 USARTn_I2SCTRL - I2S Control Register	
18.5.24 USARTn_TIMING - Timing Register	
18.5.25 USARTn_CTRLX - Control Register Extended	599
18.5.26 USARTn_TIMECMP0 - Used to Generate Interrupts and Various Delays 6	300
18.5.27 USARTn_TIMECMP1 - Used to Generate Interrupts and Various Delays 6	302
18.5.28 USARTn_TIMECMP2 - Used to Generate Interrupts and Various Delays 6	
18.5.29 USARTn_ROUTEPEN - I/O Routing Pin Enable Register 6	
18.5.30 USARTn_ROUTELOC0 - I/O Routing Location Register 6	308
18.5.31 USARTn_ROUTELOC1 - I/O Routing Location Register 6	313
I FIIART - Low Energy Universal Asynchronous Receiver/Transmitter 6	216

	19.1 Introduction		616
	19.2 Features		617
	19.3 Functional Description		618
	19.3.1 Frame Format		619
	19.3.2 Clock Source		619
	19.3.3 Clock Generation		620
	19.3.4 Data Transmission		
	19.3.5 Data Reception		
	19.3.6 Loopback		
	19.3.7 Half Duplex Communication		
	19.3.8 Transmission Delay		
	19.3.9 PRS RX Input		
	19.3.10 DMA Support		
	19.3.11 Pulse Generator/ Pulse Extender		
	19.3.12 Register Access		
	-		
	19.4 Register Map	٠	628
	19.5 Register Description		629
	19.5.1 LEUARTn_CTRL - Control Register (Async Reg)		629
	19.5.2 LEUARTn_CMD - Command Register (Async Reg)		
	19.5.3 LEUARTn_STATUS - Status Register		
	19.5.4 LEUARTn_CLKDIV - Clock Control Register (Async Reg)		
	19.5.5 LEUARTn_STARTFRAME - Start Frame Register (Async Reg)		
	19.5.6 LEUARTn_SIGFRAME - Signal Frame Register (Async Reg)		
	19.5.7 LEUARTn_RXDATAX - Receive Buffer Data Extended Register (Actionable Reads)		
	19.5.8 LEUARTn_RXDATA - Receive Buffer Data Register (Actionable Reads)		
	19.5.9 LEUARTn RXDATAXP - Receive Buffer Data Extended Peek Register		
	19.5.10 LEUARTn_TXDATAX - Transmit Buffer Data Extended Register (Async Reg)		
	19.5.11 LEUARTn TXDATA - Transmit Buffer Data Register (Async Reg)		
	19.5.12 LEUARTn_IF - Interrupt Flag Register		
	19.5.13 LEUARTn_IFS - Interrupt Flag Set Register		
	19.5.14 LEUARTn_IFC - Interrupt Flag Clear Register		
	19.5.15 LEUARTn_IEN - Interrupt Enable Register		
	19.5.16 LEUARTn_PULSECTRL - Pulse Control Register (Async Reg)		
	19.5.17 LEUARTn_FREEZE - Freeze Register		
	19.5.18 LEUARTn_SYNCBUSY - Synchronization Busy Register		
	19.5.19 LEUARTn_ROUTEPEN - I/O Routing Pin Enable Register		
	19.5.20 LEUARTn_ROUTELOC0 - I/O Routing Location Register		
	19.5.21 LEUARTn_INPUT - LEUART Input Register	٠	650
20.	TIMER/WTIMER - Timer/Counter		651
	20.1 Introduction		651
	20.2 Features		652
	20.3 Functional Description		
	20.3.1 Counter Modes		
	20.3.2 Compare/Capture Channels		
	20.3.3 Dead-Time Insertion Unit.		
	20.3.4 Debug Mode	-	0/3

20.3.5 Interrupts, DMA and PRS Output	 . 673
20.3.6 GPIO Input/Output	 . 673
20.4 Register Map	 . 674
20.5 Register Description	 . 675
20.5.1 TIMERn_CTRL - Control Register	
20.5.2 TIMERn_CMD - Command Register	 . 678
20.5.3 TIMERn_STATUS - Status Register	
20.5.4 TIMERn_IF - Interrupt Flag Register	
20.5.5 TIMERn_IFS - Interrupt Flag Set Register	
20.5.6 TIMERn_IFC - Interrupt Flag Clear Register	
20.5.7 TIMERn_IEN - Interrupt Enable Register	
20.5.8 TIMERn_TOP - Counter Top Value Register	
20.5.9 TIMERn_TOPB - Counter Top Value Buffer Register	
20.5.10 TIMERn_CNT - Counter Value Register	
20.5.11 TIMERn LOCK - TIMER Configuration Lock Register	
20.5.12 TIMERn_ROUTEPEN - I/O Routing Pin Enable Register	
20.5.13 TIMERn_ROUTELOC0 - I/O Routing Location Register	
20.5.14 TIMERn_ROUTELOC2 - I/O Routing Location Register	
20.5.15 TIMERn_CCx_CTRL - CC Channel Control Register	
20.5.16 TIMERn_CCx_CCV - CC Channel Value Register (Actionable Reads)	
20.5.17 TIMERn_CCx_CCVP - CC Channel Value Peek Register	
20.5.18 TIMERn_CCx_CCVB - CC Channel Buffer Register	
20.5.19 TIMERn_DTCTRL - DTI Control Register	
20.5.20 TIMERn_DTTIME - DTI Time Control Register	
20.5.21 TIMERn_DTFC - DTI Fault Configuration Register	
20.5.22 TIMERn_DTOGEN - DTI Output Generation Enable Register	
20.5.23 TIMERn_DTFAULT - DTI Fault Register	
20.5.24 TIMERn_DTFAULTC - DTI Fault Clear Register	
20.5.25 TIMERn_DTLOCK - DTI Configuration Lock Register	
21. LETIMER - Low Energy Timer	
21.1 Introduction	
21.2 Features	 . 714
21.3 Functional Description	 . 715
21.3.1 Timer	
21.3.2 Compare Registers	
21.3.3 Top Value	
21.3.4 Underflow Output Action	
21.3.5 PRS Output	
21.3.6 Examples	
21.3.7 Register Access.	
21.4 Register Map	
21.5 Register Description	
21.5.1 LETIMERn_CTRL - Control Register (Async Reg)	
21.5.2 LETIMERI_CTRL - Control Register (Async Reg)	
21.5.3 LETIMERI_STATUS - Status Register	
21.5.4 LETIMERn_CNT - Counter Value Register	
£1.0.→ LETHVIETTH ONT - OUGHLOI VAIDO INGUISTO	 . 102

	21.5.5 LETIMERn_COMP0 - Compare Value Register 0 (Async Reg)	. 732
	21.5.6 LETIMERn_COMP1 - Compare Value Register 1 (Async Reg)	. 733
	21.5.7 LETIMERn_REP0 - Repeat Counter Register 0 (Async Reg)	. 733
	21.5.8 LETIMERn_REP1 - Repeat Counter Register 1 (Async Reg)	. 734
	21.5.9 LETIMERn_IF - Interrupt Flag Register	. 734
	21.5.10 LETIMERn_IFS - Interrupt Flag Set Register	. 735
	21.5.11 LETIMERn_IFC - Interrupt Flag Clear Register	. 736
	21.5.12 LETIMERn_IEN - Interrupt Enable Register	. 737
	21.5.13 LETIMERn_SYNCBUSY - Synchronization Busy Register	. 737
	21.5.14 LETIMERn_ROUTEPEN - I/O Routing Pin Enable Register	. 738
	21.5.15 LETIMERn_ROUTELOC0 - I/O Routing Location Register	. 739
	21.5.16 LETIMERn_PRSSEL - PRS Input Select Register	. 742
22.	CRYOTIMER - Ultra Low Energy Timer/Counter	. 745
	22.1 Introduction	. 745
	22.2 Features	. 745
	22.3 Functional Description	. 745
	22.3.1 Block Diagram	
	22.3.2 Operation	
	22.3.3 Debug Mode	
	22.3.4 Energy Mode Availability	
	22.4 Register Map	. 748
	22.5 Register Description	. 749
	22.5.1 CRYOTIMER_CTRL - Control Register	
	22.5.2 CRYOTIMER_PERIODSEL - Interrupt Duration	
	22.5.3 CRYOTIMER_CNT - Counter Value	
	22.5.4 CRYOTIMER_EM4WUEN - Wake Up Enable	. 751
	22.5.5 CRYOTIMER_IF - Interrupt Flag Register	. 752
	22.5.6 CRYOTIMER_IFS - Interrupt Flag Set Register	. 752
	22.5.7 CRYOTIMER_IFC - Interrupt Flag Clear Register	. 753
	22.5.8 CRYOTIMER_IEN - Interrupt Enable Register	
23.	VDAC - Digital to Analog Converter	. 754
	23.1 Introduction	. 754
	23.2 Features	. 755
	23.3 Functional Description	. 755
	23.3.1 Power Supply	. 756
	23.3.2 I/O Pin Considerations	. 756
	23.3.3 Enabling and Disabling a Channel	. 756
	23.3.4 Conversions	
	23.3.5 Reference Selection	
	23.3.6 Warmup Time and Initial Conversion	
	23.3.7 Analog Output	
	23.3.8 Output Mode	
	23.3.9 Async Mode	
	23.3.10 Refresh Timer	
	23.3.11 Clock Prescaling	. 759

	23.3.12 High Speed	. 759
	23.3.13 Sine Generation Mode	. 760
	23.3.14 Interrupt Flags	. 760
	23.3.15 PRS Outputs	
	23.3.16 DMA Request	. 761
	23.3.17 LESENSE Trigger Mode	. 761
	23.3.18 Opamps	
	23.3.19 Calibration	
	23.3.20 Warmup Mode	. 762
	23.4 Register Map	. 763
	23.5 Register Description	. 764
	23.5.1 VDACn_CTRL - Control Register	
	23.5.2 VDACn_STATUS - Status Register	
	23.5.3 VDACn_CH0CTRL - Channel 0 Control Register	
	23.5.4 VDACn_CH1CTRL - Channel 1 Control Register	
	23.5.5 VDACn_CMD - Command Register	
	23.5.6 VDACn IF - Interrupt Flag Register	
	23.5.7 VDACn_IFS - Interrupt Flag Set Register	
	23.5.8 VDACn_IFC - Interrupt Flag Clear Register	
	23.5.9 VDACn_IEN - Interrupt Enable Register	
	23.5.10 VDACn_CH0DATA - Channel 0 Data Register	
	23.5.11 VDACn_CH1DATA - Channel 1 Data Register	. 782
	23.5.12 VDACn_COMBDATA - Combined Data Register	
	23.5.13 VDACn_CAL - Calibration Register	. 783
	23.5.14 VDACn_OPAx_APORTREQ - Operational Amplifier APORT Request Status Register	. 784
	23.5.14 VDACn_OPAx_APORTREQ - Operational Amplifier APORT Request Status Register 23.5.15 VDACn_OPAx_APORTCONFLICT - Operational Amplifier APORT Conflict Status Register	
	23.5.15 VDACn_OPAx_APORTCONFLICT - Operational Amplifier APORT Conflict Status Regi	ster . 785
	23.5.15 VDACn_OPAx_APORTCONFLICT - Operational Amplifier APORT Conflict Status Register	ster . 785 . 786
	23.5.15 VDACn_OPAx_APORTCONFLICT - Operational Amplifier APORT Conflict Status Register	ster . 785 . 786 . 789
	23.5.15 VDACn_OPAx_APORTCONFLICT - Operational Amplifier APORT Conflict Status Register	ster . 785 . 786 . 789 . 790
	23.5.15 VDACn_OPAx_APORTCONFLICT - Operational Amplifier APORT Conflict Status Register	ster . 785 . 786 . 789 . 790 . 793
	23.5.15 VDACn_OPAx_APORTCONFLICT - Operational Amplifier APORT Conflict Status Register	ster . 785 . 786 . 789 . 790 . 793
24.	23.5.15 VDACn_OPAx_APORTCONFLICT - Operational Amplifier APORT Conflict Status Register	ster . 785 . 786 . 789 . 790 . 793 . 795
24.	23.5.15 VDACn_OPAx_APORTCONFLICT - Operational Amplifier APORT Conflict Status Register	ster . 785 . 786 . 789 . 790 . 793 . 795
24.	23.5.15 VDACn_OPAx_APORTCONFLICT - Operational Amplifier APORT Conflict Status Register	ster . 785 . 786 . 789 . 790 . 793 . 795 . 797
24.	23.5.15 VDACn_OPAx_APORTCONFLICT - Operational Amplifier APORT Conflict Status Register	ster . 785 . 786 . 789 . 790 . 793 . 795 . 797 . 797
24.	23.5.15 VDACn_OPAx_APORTCONFLICT - Operational Amplifier APORT Conflict Status Register	ster . 785 . 786 . 789 . 790 . 793 . 795 . 797 . 797 . 798
24.	23.5.15 VDACn_OPAx_APORTCONFLICT - Operational Amplifier APORT Conflict Status Register	ster . 785 . 786 . 789 . 793 . 795 . 797 . 797 . 798 . 799
24.	23.5.15 VDACn_OPAx_APORTCONFLICT - Operational Amplifier APORT Conflict Status Register. 23.5.16 VDACn_OPAx_CTRL - Operational Amplifier Control Register. 23.5.17 VDACn_OPAx_TIMER - Operational Amplifier Timer Control Register. 23.5.18 VDACn_OPAx_MUX - Operational Amplifier Mux Configuration Register. 23.5.19 VDACn_OPAx_OUT - Operational Amplifier Output Configuration Register. 23.5.20 VDACn_OPAx_CAL - Operational Amplifier Calibration Register. OPAMP - Operational Amplifier. 24.1 Introduction. 24.2 Features. 24.3 Functional Description. 24.3.1 Opamp Configuration. 24.3.2 Interrupts and PRS Output.	ster . 785 . 786 . 789 . 793 . 795 . 797 . 797 . 798 . 799 . 803
24.	23.5.15 VDACn_OPAx_APORTCONFLICT - Operational Amplifier APORT Conflict Status Register	ster . 785 . 786 . 789 . 793 . 795 . 797 . 797 . 798 . 799 . 803 . 803
24.	23.5.15 VDACn_OPAx_APORTCONFLICT - Operational Amplifier APORT Conflict Status Register	ster . 785 . 786 . 789 . 790 . 793 . 797 . 797 . 797 . 798 . 799 . 803 . 803
24.	23.5.15 VDACn_OPAx_APORTCONFLICT - Operational Amplifier APORT Conflict Status Register. 23.5.16 VDACn_OPAx_CTRL - Operational Amplifier Control Register. 23.5.17 VDACn_OPAx_TIMER - Operational Amplifier Timer Control Register. 23.5.18 VDACn_OPAx_MUX - Operational Amplifier Mux Configuration Register. 23.5.19 VDACn_OPAx_OUT - Operational Amplifier Output Configuration Register. 23.5.20 VDACn_OPAx_CAL - Operational Amplifier Calibration Register. OPAMP - Operational Amplifier. 24.1 Introduction. 24.2 Features. 24.3 Functional Description. 24.3.1 Opamp Configuration. 24.3.2 Interrupts and PRS Output. 24.3.3 APORT Request and Conflict Status. 24.3.4 Opamp Modes. 24.3.5 Opamp VDAC Combination.	ster . 785 . 786 . 789 . 790 . 793 . 795 . 797 . 797 . 798 . 799 . 803 . 803 . 803
24.	23.5.15 VDACn_OPAx_APORTCONFLICT - Operational Amplifier APORT Conflict Status Register. 23.5.16 VDACn_OPAx_CTRL - Operational Amplifier Control Register. 23.5.17 VDACn_OPAx_TIMER - Operational Amplifier Timer Control Register. 23.5.18 VDACn_OPAx_MUX - Operational Amplifier Mux Configuration Register. 23.5.19 VDACn_OPAx_OUT - Operational Amplifier Output Configuration Register. 23.5.20 VDACn_OPAx_CAL - Operational Amplifier Calibration Register. . OPAMP - Operational Amplifier. 24.1 Introduction. 24.2 Features. 24.3 Functional Description. 24.3.1 Opamp Configuration. 24.3.2 Interrupts and PRS Output. 24.3.3 APORT Request and Conflict Status. 24.3.4 Opamp Modes. 24.3.5 Opamp VDAC Combination.	ster . 785 . 786 . 789 . 790 . 793 . 795 . 797 . 797 . 798 . 799 . 803 . 803 . 803 . 810 . 811
24.	23.5.15 VDACn_OPAx_APORTCONFLICT - Operational Amplifier APORT Conflict Status Register. 23.5.16 VDACn_OPAx_CTRL - Operational Amplifier Control Register. 23.5.17 VDACn_OPAx_TIMER - Operational Amplifier Timer Control Register. 23.5.18 VDACn_OPAx_MUX - Operational Amplifier Mux Configuration Register. 23.5.19 VDACn_OPAx_OUT - Operational Amplifier Output Configuration Register. 23.5.20 VDACn_OPAx_CAL - Operational Amplifier Calibration Register. OPAMP - Operational Amplifier. 24.1 Introduction. 24.2 Features. 24.3 Functional Description. 24.3.1 Opamp Configuration. 24.3.2 Interrupts and PRS Output. 24.3.3 APORT Request and Conflict Status. 24.3.4 Opamp Modes. 24.3.5 Opamp VDAC Combination.	ster . 785 . 786 . 789 . 790 . 793 . 795 . 797 . 797 . 798 . 799 . 803 . 803 . 803 . 810 . 811
	23.5.15 VDACn_OPAx_APORTCONFLICT - Operational Amplifier APORT Conflict Status Register. 23.5.16 VDACn_OPAx_CTRL - Operational Amplifier Control Register. 23.5.17 VDACn_OPAx_TIMER - Operational Amplifier Timer Control Register. 23.5.18 VDACn_OPAx_MUX - Operational Amplifier Mux Configuration Register. 23.5.19 VDACn_OPAx_OUT - Operational Amplifier Output Configuration Register. 23.5.20 VDACn_OPAx_CAL - Operational Amplifier Calibration Register. . OPAMP - Operational Amplifier. 24.1 Introduction. 24.2 Features. 24.3 Functional Description. 24.3.1 Opamp Configuration. 24.3.2 Interrupts and PRS Output. 24.3.3 APORT Request and Conflict Status. 24.3.4 Opamp Modes. 24.3.5 Opamp VDAC Combination.	ster . 785 . 786 . 789 . 790 . 793 . 795 . 797 . 797 . 798 . 799 . 803 . 803 . 810 . 811 . 811

25.2 Features	813
25.3 Functional Description	814
25.3.1 Power Supply	814
25.3.2 Warm-up Time	
25.3.3 Response Time	
25.3.4 Hysteresis	
25.3.5 Input Pin Considerations	
25.3.6 Input Selection	
25.3.7 Capacitive Sense Mode	
·	
25.3.8 Interrupts and PRS Output	
25.3.9 Output to GPIO	
25.3.10 APORT Conflicts	
25.3.11 Supply Voltage Monitoring	
25.3.12 External Override Interface	82
25.4 Register Map	82
25.5 Register Description	
25.5.1 ACMPn_CTRL - Control Register	
25.5.2 ACMPn_INPUTSEL - Input Selection Register	
25.5.3 ACMPn_STATUS - Status Register	
25.5.4 ACMPn_IF - Interrupt Flag Register	
25.5.5 ACMPn_IFS - Interrupt Flag Set Register	
25.5.6 ACMPn_IFC - Interrupt Flag Clear Register	
25.5.7 ACMPn_IEN - Interrupt Enable Register	
25.5.8 ACMPn_APORTREQ - APORT Request Status Register	834
25.5.9 ACMPn_APORTCONFLICT - APORT Conflict Status Register	838
25.5.10 ACMPn_HYSTERESIS0 - Hysteresis 0 Register	837
25.5.11 ACMPn_HYSTERESIS1 - Hysteresis 1 Register	838
25.5.12 ACMPn_ROUTEPEN - I/O Routing Pine Enable Register	839
25.5.13 ACMPn ROUTELOC0 - I/O Routing Location Register	840
25.5.14 ACMPn_EXTIFCTRL - External Override Interface Control	
26. ADC - Analog to Digital Converter	844
26.1 Introduction	844
26.2 Features	84
26.3 Functional Description	846
26.3.1 Clock Selection	
26.3.2 Conversions	
26.3.3 ADC Modes	
26.3.4 Warm-up Time	
26.3.5 Power Supply	
26.3.6 Input Pin Considerations	
26.3.7 Input Selection	
26.3.8 Reference Selection and Input Range Definition	
26.3.9 Programming of Bias Current	859
26.3.10 Feature Set	859
26.3.11 Interrupts, PRS Output	866
26.3.12 DMA Request	866

26.3.13 Calibration	. 866
26.3.14 EM2 Deep Sleep or EM3 Stop Operation	. 867
26.3.15 ASYNC ADC_CLK Usage Restrictions and Benefits	
26.3.16 Window Compare Function	
26.3.17 ADC Programming Model	
26.4 Register Map	. 870
26.5 Register Description	. 871
26.5.1 ADCn_CTRL - Control Register	. 871
26.5.2 ADCn_CMD - Command Register	. 874
26.5.3 ADCn_STATUS - Status Register	
26.5.4 ADCn_SINGLECTRL - Single Channel Control Register	
26.5.5 ADCn_SINGLECTRLX - Single Channel Control Register Continued	
26.5.6 ADCn_SCANCTRL - Scan Control Register	
26.5.7 ADCn SCANCTRLX - Scan Control Register Continued	
26.5.8 ADCn_SCANMASK - Scan Sequence Input Mask Register	
26.5.9 ADCn_SCANINPUTSEL - Input Selection Register for Scan Mode	
26.5.10 ADCn_SCANNEGSEL - Negative Input Select Register for Scan	
26.5.11 ADCn_CMPTHR - Compare Threshold Register	
26.5.12 ADCn_BIASPROG - Bias Programming Register for Various Analog Blocks Used in Al	
eration	
26.5.13 ADCn_CAL - Calibration Register	
_ · · · · · · · · · · · · · · · · · · ·	
26.5.14 ADCn_IF - Interrupt Flag Register	
26.5.15 ADCn_IFS - Interrupt Flag Set Register	
26.5.16 ADCn_IFC - Interrupt Flag Clear Register	
26.5.17 ADCn_IEN - Interrupt Enable Register	
26.5.18 ADCn_SINGLEDATA - Single Conversion Result Data (Actionable Reads)	
26.5.19 ADCn_SCANDATA - Scan Conversion Result Data (Actionable Reads)	
26.5.20 ADCn_SINGLEDATAP - Single Conversion Result Data Peek Register	
26.5.21 ADCn_SCANDATAP - Scan Sequence Result Data Peek Register	
26.5.22 ADCn_SCANDATAX - Scan Sequence Result Data + Data Source Register (Acti	
Reads)	
26.5.23 ADCn_SCANDATAXP - Scan Sequence Result Data + Data Source Peek Register .	
26.5.24 ADCn_APORTREQ - APORT Request Status Register	
26.5.25 ADCn_APORTCONFLICT - APORT Conflict Status Register	
26.5.26 ADCn_SINGLEFIFOCOUNT - Single FIFO Count Register	
26.5.27 ADCn_SCANFIFOCOUNT - Scan FIFO Count Register	. 914
26.5.28 ADCn_SINGLEFIFOCLEAR - Single FIFO Clear Register	. 915
26.5.29 ADCn_SCANFIFOCLEAR - Scan FIFO Clear Register	. 915
26.5.30 ADCn_APORTMASTERDIS - APORT Bus Master Disable Register	. 916
27. IDAC - Current Digital to Analog Converter	010
27.1 Introduction	
27.2 Features	. 919
27.3 Functional Description	. 920
27.3.1 Current Programming	. 920
27.3.2 IDAC Enable and Warm-up	. 920
27.3.3 Output Control	. 921
27.3.4 APORT Configuration	921

	27.3.5 Interrupts								921
	27.3.6 Minimizing Output Transition								921
	27.3.7 Duty Cycle Configuration								921
	27.3.8 Calibration								921
	27.3.9 PRS Triggered Charge Injection								922
	27.4 Register Map								922
	27.5 Register Description								023
	27.5.1 IDAC_CTRL - Control Register								
	27.5.2 IDAC_CURPROG - Current Programming Register								
	27.5.3 IDAC_DUTYCONFIG - Duty Cycle Configuration Register								
	27.5.4 IDAC STATUS - Status Register								
	=								
	27.5.5 IDAC_IF - Interrupt Flag Register								
	27.5.6 IDAC_IFS - Interrupt Flag Set Register								
	27.5.7 IDAC_IFC - Interrupt Flag Clear Register								
	27.5.8 IDAC_IEN - Interrupt Enable Register								
	27.5.9 IDAC_APORTREQ - APORT Request Status Register								
	27.5.10 IDAC_APORTCONFLICT - APORT Request Status Register	•	•	-	•	•	•	٠	929
28	. LESENSE - Low Energy Sensor Interface								930
	28.1 Introduction								930
	28.2 Features								931
	28.3 Functional Description								931
	28.3.1 Channel Configuration								
	28.3.2 Scan Sequence								
	28.3.3 Sensor Timing								
	28.3.4 Sensor Interaction								
	28.3.5 Sensor Sampling								
	28.3.6 Sensor Evaluation								
	28.3.7 Decoder								
	28.3.8 Measurement Results								
	28.3.9 VDAC Interface								
	28.3.10 ACMP Interface								
	28.3.11 ACMP and VDAC Duty Cycling								
	28.3.12 ADC Interface								
	28.3.13 DMA Requests								
	28.3.14 PRS Output								
	28.3.15 RAM								
	28.3.16 Application Examples								945
	28.4 Register Map								951
	28.5 Register Description								953
	28.5.1 LESENSE_CTRL - Control Register (Async Reg)								953
	28.5.2 LESENSE_TIMCTRL - Timing Control Register (Async Reg)								956
	28.5.3 LESENSE_PERCTRL - Peripheral Control Register (Async Reg)								
	28.5.4 LESENSE_DECCTRL - Decoder Control Register (Async Reg)								
	28.5.5 LESENSE_BIASCTRL - Bias Control Register (Async Reg)								
	28.5.6 LESENSE_EVALCTRL - LESENSE Evaluation Control (Async Reg)								
	28.5.7 LESENSE_PRSCTRL - PRS Control Register (Async Reg)								
				•	-	-	-	-	

	28.5.8 LESENSE_CMD - Command Register	. 966
	28.5.9 LESENSE_CHEN - Channel Enable Register (Async Reg)	. 966
	28.5.10 LESENSE_SCANRES - Scan Result Register (Async Reg)	. 967
	28.5.11 LESENSE_STATUS - Status Register (Async Reg)	
	28.5.12 LESENSE_PTR - Result Buffer Pointers (Async Reg)	
	28.5.13 LESENSE_BUFDATA - Result Buffer Data Register (Async Reg) (Actionable Reads)	
	28.5.14 LESENSE_CURCH - Current Channel Index (Async Reg)	
	28.5.15 LESENSE_DECSTATE - Current Decoder State (Async Reg)	
	28.5.16 LESENSE_SENSORSTATE - Decoder Input Register (Async Reg)	
	28.5.17 LESENSE_IDLECONF - GPIO Idle Phase Configuration (Async Reg)	
	28.5.18 LESENSE_ALTEXCONF - Alternative Excite Pin Configuration (Async Reg)	
	28.5.19 LESENSE_IF - Interrupt Flag Register	
	28.5.20 LESENSE_IFS - Interrupt Flag Set Register	
	28.5.21 LESENSE_IFC - Interrupt Flag Clear Register	
	28.5.22 LESENSE_IEN - Interrupt Enable Register	
	28.5.23 LESENSE_SYNCBUSY - Synchronization Busy Register	
	28.5.24 LESENSE_ROUTEPEN - I/O Routing Register (Async Reg)	
	28.5.26 LESENSE_STx_TCONFB - State Transition Configuration B (Async Reg)	
	28.5.27 LESENSE_BUFx_DATA - Scan Results (Async Reg)	
	28.5.28 LESENSE_CHx_TIMING - Scan Configuration (Async Reg)	
	28.5.29 LESENSE_CHx_INTERACT - Scan Configuration (Async Reg)	
	28.5.30 LESENSE_CHx_EVAL - Scan Configuration (Async Reg)	
29.	GPCRC - General Purpose Cyclic Redundancy Check	. 998
	29.1 Introduction	. 998
	29.2 Features	. 998
	29.3 Functional Description	
	29.3.1 Polynomial Specification	
	29.3.2 Input and Output Specification	
	29.3.3 Initialization	
	29.3.4 DMA Usage	
	29.3.5 Byte-Level Bit Reversal and Byte Reordering	. 1001
	29.4 Register Map	. 1003
	29.5 Register Description	
	29.5.1 GPCRC_CTRL - Control Register	
	29.5.2 GPCRC_CMD - Command Register	
	29.5.3 GPCRC INIT - CRC Init Value	
	29.5.4 GPCRC_POLY - CRC Polynomial Value	
	29.5.5 GPCRC_INPUTDATA - Input 32-bit Data Register	
	29.5.6 GPCRC_INPUTDATAHWORD - Input 16-bit Data Register	
	29.5.7 GPCRC_INPUTDATABYTE - Input 8-bit Data Register	
	29.5.8 GPCRC_DATA - CRC Data Register	
	29.5.9 GPCRC_DATAREV - CRC Data Reverse Register	
	29.5.10 GPCRC_DATABYTEREV - CRC Data Byte Reverse Register	. 1009
30	CRYPTO - Crypto Accelerator	1010
JU.	•	
	30.1 Introduction	1010

30.2 Features	1011
30.3 Usage and Programming Interface	1011
30.4 Functional Description	1012
30.4.1 Data and Key Registers	1013
30.4.2 Instructions and Execution	
30.4.3 Repeated Sequence	
30.4.4 AES	
30.4.5 SHA	
30.4.6 ECC	
30.4.7 GCM and GMAC	
30.4.8 DMA	
30.4.9 BUFC Data Transfer	
30.4.10 Debugging	
30.4.11 Example: Cipher Block Chaining (CBC)	
30.5 Register Map	1030
30.6 Register Description	1032
30.6.1 CRYPTO_CTRL - Control Register	1032
30.6.2 CRYPTO_WAC - Wide Arithmetic Configuration	1035
30.6.3 CRYPTO_CMD - Command Register	
30.6.4 CRYPTO_STATUS - Status Register	
30.6.5 CRYPTO_DSTATUS - Data Status Register	
30.6.6 CRYPTO_CSTATUS - Control Status Register	
30.6.7 CRYPTO_KEY - KEY Register Access (No Bit Access) (Actionable Reads)	
30.6.8 CRYPTO KEYBUF - KEY Buffer Register Access (No Bit Access) (Actionable Reads)	
30.6.9 CRYPTO SEQCTRL - Sequence Control	
30.6.10 CRYPTO_SEQCTRLB - Sequence Control B	
30.6.11 CRYPTO_IF - AES Interrupt Flags	
30.6.12 CRYPTO_IFS - Interrupt Flag Set Register	
30.6.13 CRYPTO IFC - Interrupt Flag Clear Register	
=	1051
= • • •	
30.6.15 CRYPTO_SEQ0 - Sequence Register 0	
30.6.16 CRYPTO_SEQ1 - Sequence Register 1	
30.6.17 CRYPTO_SEQ2 - Sequence Register 2	
30.6.18 CRYPTO_SEQ3 - Sequence Register 3	
30.6.19 CRYPTO_SEQ4 - Sequence Register 4	
30.6.20 CRYPTO_DATA0 - DATA0 Register Access (No Bit Access) (Actionable Reads)	
30.6.21 CRYPTO_DATA1 - DATA1 Register Access (No Bit Access) (Actionable Reads)	
30.6.22 CRYPTO_DATA2 - DATA2 Register Access (No Bit Access) (Actionable Reads)	
30.6.23 CRYPTO_DATA3 - DATA3 Register Access (No Bit Access) (Actionable Reads)	
30.6.24 CRYPTO_DATA0XOR - DATA0XOR Register Access (No Bit Access) (Actionable Reads	
	1057
30.6.25 CRYPTO_DATA0BYTE - DATA0 Register Byte Access (No Bit Access) (Actionable Reac	
30.6.26 CRYPTO_DATA1BYTE - DATA1 Register Byte Access (No Bit Access) (Actionable Reac	-
	1058
30.6.27 CRYPTO_DATA0XORBYTE - DATA0 Register Byte XOR Access (No Bit Access) (Action	
Reads)	
30.6.28 CRYPTO DATA0BYTE12 - DATA0 Register Byte 12 Access (No Bit Access)	1059

	30.6.29 CRYPTO_DATA0BYTE13 - DATA0 Register Byte 13 Access (No Bit Access)	. 1059
	30.6.30 CRYPTO_DATA0BYTE14 - DATA0 Register Byte 14 Access (No Bit Access)	1060
	30.6.31 CRYPTO_DATA0BYTE15 - DATA0 Register Byte 15 Access (No Bit Access)	1060
	30.6.32 CRYPTO_DDATA0 - DDATA0 Register Access (No Bit Access) (Actionable Reads) .	. 1061
	30.6.33 CRYPTO_DDATA1 - DDATA1 Register Access (No Bit Access) (Actionable Reads) .	1061
	30.6.34 CRYPTO_DDATA2 - DDATA2 Register Access (No Bit Access) (Actionable Reads)	1062
	30.6.35 CRYPTO DDATA3 - DDATA3 Register Access (No Bit Access) (Actionable Reads)	
	30.6.36 CRYPTO DDATA4 - DDATA4 Register Access (No Bit Access) (Actionable Reads)	
	30.6.37 CRYPTO_DDATA0BIG - DDATA0 Register Big Endian Access (No Bit Access) (Action	
		1063
	30.6.38 CRYPTO_DDATA0BYTE - DDATA0 Register Byte Access (No Bit Access) (Action	nable
		1064
	30.6.39 CRYPTO_DDATA1BYTE - DDATA1 Register Byte Access (No Bit Access) (Action	nable
		. 1064
	30.6.40 CRYPTO_DDATA0BYTE32 - DDATA0 Register Byte 32 Access (No Bit Access)	1065
	30.6.41 CRYPTO QDATA0 - QDATA0 Register Access (No Bit Access) (Actionable Reads)	1065
	30.6.42 CRYPTO_QDATA1 - QDATA1 Register Access (No Bit Access) (Actionable Reads) .	1066
	30.6.43 CRYPTO_QDATA1BIG - QDATA1 Register Big Endian Access (No Bit Access) (Action	
	_	1066
	30.6.44 CRYPTO_QDATA0BYTE - QDATA0 Register Byte Access (No Bit Access) (Action	nable
		1067
	30.6.45 CRYPTO_QDATA1BYTE - QDATA1 Register Byte Access (No Bit Access) (Action	nable
	Reads)	
24	1. GPIO - General Purpose Input/Output	.1068
. .	· · ·	
	31.1 Introduction	. 1068
	31.2 Features	1069
	31.3 Functional Description	. 1070
	31.3.1 Pin Configuration	. 1071
	31.3.2 EM4 Wake-up	1074
	·	1074
	31.3.4 Alternate Functions	
	31.3.5 Interrupt Generation	
	31.3.6 Output to PRS	
	31.3.7 Synchronization.	
	·	
	31.4 Register Map	. 1078
	31.5 Register Description	. 1080
	31.5.1 GPIO_Px_CTRL - Port Control Register	. 1080
	31.5.2 GPIO_Px_MODEL - Port Pin Mode Low Register	1082
	31.5.3 GPIO Px MODEH - Port Pin Mode High Register	. 1087
	31.5.4 GPIO_Px_DOUT - Port Data Out Register	1092
	31.5.5 GPIO_Px_DOUTTGL - Port Data Out Toggle Register	
	31.5.6 GPIO Px DIN - Port Data in Register	
	31.5.7 GPIO_Px_PINLOCKN - Port Unlocked Pins Register	
	31.5.8 GPIO_Px_OVTDIS - Over Voltage Disable for All Modes	
	31.5.9 GPIO_EXTIPSELL - External Interrupt Port Select Low Register	
	31.5.10 GPIO EXTIPSELH - External Interrupt Port Select High Register	
	31.5.11 GPIO_EXTIPINSELL - External Interrupt Pin Select Low Register	
	STORT OF TO EXTENDIOLE EXTORNAL INTO TRACE TO COLOUR LOW INCIDENT A TRACE TO	

31.5.12 GPIO_EXTIPINSELH - External Interrupt Pin Select High Register	104
31.5.13 GPIO_EXTIRISE - External Interrupt Rising Edge Trigger Register	106
31.5.14 GPIO_EXTIFALL - External Interrupt Falling Edge Trigger Register	107
31.5.15 GPIO_EXTILEVEL - External Interrupt Level Register	108
31.5.16 GPIO_IF - Interrupt Flag Register	109
31.5.17 GPIO_IFS - Interrupt Flag Set Register	109
31.5.18 GPIO_IFC - Interrupt Flag Clear Register	110
31.5.19 GPIO_IEN - Interrupt Enable Register	
31.5.20 GPIO_EM4WUEN - EM4 Wake Up Enable Register	
31.5.21 GPIO_ROUTEPEN - I/O Routing Pin Enable Register	
31.5.22 GPIO_ROUTELOC0 - I/O Routing Location Register	
31.5.23 GPIO_INSENSE - Input Sense Register	
31.5.24 GPIO_LOCK - Configuration Lock Register	114
32. APORT - Analog Port	115
32.1 Introduction	115
32.2 Features	115
32.3 Functional Description	116
32.3.1 I/O Pin Considerations	116
32.3.2 APORT ABUS Naming	117
32.3.3 Managing ABUSes	120
33. Revision History	22
Appendix 1. Abbreviations	23

1. About This Document

1.1 Introduction

This document contains reference material for the EFR32 devices. All modules and peripherals in the EFR32 devices are described in general terms. Not all modules are present in all devices and the feature set for each device might vary. Such differences, including pinout, are covered in the device data sheets and applicable errata documents.

1.2 Conventions

Register Names

Register names are given with a module name prefix followed by the short register name:

TIMERn_CTRL - Control Register

The "n" denotes the module number for modules which can exist in more than one instance.

Some registers are grouped which leads to a group name following the module prefix:

GPIO Px DOUT - Port Data Out Register

The "x" denotes the different ports.

Bit Fields

Registers contain one or more bit fields which can be 1 to 32 bits wide. Bit fields wider than 1 bit are given with start (x) and stop (y) bit [y:x].

Bit fields containing more than one bit are unsigned integers unless otherwise is specified.

Unspecified bit field settings must not be used, as this may lead to unpredictable behaviour.

Address

The address for each register can be found by adding the base address of the module found in the Memory Map (see Figure 4.2 System Address Space With Core and Code Space Listing on page 43), and the offset address for the register (found in module Register Map).

Access Type

The register access types used in the register descriptions are explained in Table 1.1 Register Access Types on page 26.

Table 1.1. Register Access Types

Access Type	Description	
R	Read only. Writes are ignored	
RW	Readable and writable	
RW1	Readable and writable. Only writes to 1 have effect	
(R)W1	Sometimes readable. Only writes to 1 have effect. Currently only used for IFC registers (see 3.3.1.2 IFC Read-clear Operation)	
W1	Read value undefined. Only writes to 1 have effect	
W	Write only. Read value undefined.	
RWH	Readable, writable, and updated by hardware	
RW(nB), RWH(nB), etc.	"(nB)" suffix indicates that register explicitly does not support peripheral bit set or clear (see 4.2.3 Peripheral Bit Set and Clear)	

Access Type	Description
	"(a)" suffix indicates that register has actionable reads (see 6.3.6 Debugger Reads of Actionable Registers)

Number format

0x prefix is used for hexadecimal numbers

0b prefix is used for binary numbers

Numbers without prefix are in decimal representation.

Reserved

Registers and bit fields marked with **reserved** are reserved for future use. These should be written to 0 unless otherwise stated in the Register Description. Reserved bits might be read as 1 in future devices.

Reset Value

The reset value denotes the value after reset.

Registers denoted with X have unknown value out of reset and need to be initialized before use. Note that read-modify-write operations on these registers before they are initialized results in undefined register values.

Pin Connections

Pin connections are given with a module prefix followed by a short pin name:

CMU CLKOUT1 (Clock management unit, clock output pin number 1)

The location for the pin names given in the module documentation can be found in the device-specific data sheet.

1.3 Related Documentation

Further documentation on the EFR32 devices and the ARM Cortex-M4 can be found at the Silicon Labs and ARM web pages:

www.silabs.com

www.arm.com

2. System Overview





Quick Facts

What?

The EFR32 Wireless Gecko is a highly integrated, configurable and low power wireless System-on-Chip (SoC) with a robust set of MCU and radio peripherals.

Why?

The radio enables support for zigbee, Thread, Bluetooth Low Energy (BLE) and proprietary protocols in 2.4 GHz and sub-GHz frequency bands while the MCU system allows customized protocols and applications to run efficiently.

How?

Dynamic or fixed packet lengths, optional address recognition, and flexible CRC and crypto schemes makes the EFR32 ideal for many low power wireless IoT applications. High performance analog and digital peripherals allows complete applications to run on the EFR32 SoC.

2.1 Introduction

The high level features of EFR32 include:

- · High performance radio transceiver
 - · Dual-band operation
 - · Low power consumption in transmit, receive, and standby modes
 - · Excellent receiver performance, including sensitivity, selectivity and blocking
 - Excellent transmitter performance, including programmable output power, low phase noise and PA ramping
 - · Ultra Low Energy RF Detection for wake-up from any Energy Mode, through RFSENSE
- Configurable protocol support, including standards and customer developed protocols
 - Preamble and frame synchronization insertion in transmit and recovery in receive
 - Flexible CRC support, including configurable polynomial and multiple CRCs for single data frames
 - · Basic address filtering performed in hardware
- · High performance, low power MCU system
 - · High Performance 32-bit ARM Cortex-M4 CPU
 - · Flexible and efficient energy management
 - · Complete set of digital peripherals
 - · Peripheral Reflex System (PRS)
 - · Precision analog interfaces
- · Low external component count
 - · Fully integrated 2.4 GHz BALUN
 - · Integrated tunable crystal loading capacitors

A further introduction to the MCU and radio system is included in the following sections.

Note:

Detailed performance numbers, current consumption, pinout etc. is available in the device data sheet.

2.2 Block Diagrams

The block diagram for the EFR32 System-On-Chip series is shown in (Figure 2.1 EFR32 System-On-Chip Block Diagram on page 29).




Figure 2.1. EFR32 System-On-Chip Block Diagram

2.3 MCU Features Overview

ARMCortex-M4 CPU platform

- · High Performance 32-bit processor @ up to 40 MHz
- · Memory Protection Unit
- · Wake-up Interrupt Controller

Flexible Energy Management System

- 5 Energy Modes from EM0 to EM4 provide flexibility between higher performance and low power
- · Power routing configurations including DCDC control
- · Voltage Monitoring and Brown Out Detection
- · State Retention
- · Up to 256 KB Flash
- Up to 32 KB RAM

Up to 31 General Purpose I/O pins

- · Configurable push-pull, open-drain, pull-up/down, input filter, drive strength
- · Configurable peripheral I/O locations
- · 16 asynchronous external interrupts
- · Output state retention and wake-up from Shutoff Mode

8 Channel DMA Controller

· Alternate/primary descriptors with scatter-gather/ping-pong operation

• 12 Channel Peripheral Reflex System

· Autonomous inter-peripheral signaling enables smart operation in low energy modes

CRYPTO Advanced Encryption Standard Accelerator

- AES encryption / decryption, with 128 or 256 bit keys
- Multiple AES modes of operation, including Counter (CTR), Galois/Counter Mode (GCM), Cipher Block Chaining (CBC), Cipher Feedback (CFB) and Output Feedback (OFB).
- Accelerated SHA-1 and SHA-2 (SHA-224 / SHA-256)
- · Accelerated Elliptic Curve Cryptography (ECC), with binary or prime fields
- · Flexible 256-bit ALU and sequencer

General Purpose Cyclic Redundancy Check

- Programmable 16-bit polynomial, fixed 32-bit polynomial
- · The General Purpose Cyclic Redundancy Check (GPCRC) module comes in addition to the radio CRC

· Communication Interfaces

- · 2 Universal Synchronous/Asynchronous Receiver/Transmitter
 - UART/SPI/SmartCard (ISO 7816)/IrDA/I2S
 - · Triple buffered full/half-duplex operation
 - · Hardware flow control
 - 4-16 data bits
- 1 Low Energy UART
 - · Autonomous operation with DMA in Deep Sleep Mode
- 1 I²C Interface with SMBus support
 - · Address recognition in Stop Mode

Timers/Counters

- · 2 16-bit Timer/Counter
 - · 3 or 4 Compare/Capture/PWM channels
 - · Dead-Time Insertion on TIMER0
- · 1 32-bit Timer/Counter
 - 3 or 4 Compare/Capture/PWM channels
 - · Dead-Time Insertion on WTIMER0
- · 16-bit Low Energy Timer
- 32-bit Ultra Low Energy Timer/Counter (CRYOTIMER) for periodic wake-up from any Energy Mode
- 32-bit Real-Time Counter and Calendar
- · 16+16+32 bit Protocol Timer

- · 16-bit Pulse Counter
 - · Asynchronous pulse counting/quadrature decoding
- · 2 Watchdog Timers with dedicated RC oscillator

• Ultra Low Power Precision Analog Peripherals

- · 12-bit 1 Msamples/s Analog to Digital Converter
 - · All APORT input channels available
 - · On-chip temperature sensor
 - · Single ended or differential operation
 - · Conversion tailgating for predictable latency
- · 12-bit 500 ksps Digital to Analog Converter
 - 2 single ended channels/1 differential channel
- · Up to 2 Operational Amplifiers
 - · Supports rail-to-rail inputs and outputs
 - · Programmable gain
- · Current Digital to Analog Converter
 - · Source or sink a configurable constant current
- 2 Analog Comparator
 - · Programmable speed/current
- · Analog Port

· Low-Energy Sensor Interface

- · Autonomous sensor monitoring in deep sleep mode
- · Wide range of supported sensors, including LC sensors and capacitive touch switches
- Ultra Efficient Power-on Reset and Brown-Out Detector
- Debug Interface
 - · 4-pin Joint Test Action Group (JTAG) interface
 - · 2-pin serial-wire debug (SWD) interface

2.4 Oscillators and Clocks

EFR32 has six different oscillators integrated, as shown in Table 2.1 EFR32 Oscillators on page 32.

Table 2.1. EFR32 Oscillators

Oscillator	Frequency	Optional?	External components	Description
HFXO	38 MHz - 40 MHz	No	Crystal	High accuracy, low jitter high frequency crystal oscillator. Tunable crystal loading capacitors are fully integrated. The HFXO is required for all types of RF communication to be active.
HFRCO	1 MHz - 38 MHz	No	-	Medium accuracy RC oscillator, typically used for timing during startup of the HFXO and as a clock source as long as no RF communication is active.
AUXHFRCO	1 MHz - 38 MHz	No	-	Medium accuracy RC oscillator, typically used as alternative clock source for Analog to Digital Converter or Debug Trace.
LFRCO	32768 Hz	No	-	Medium accuracy frequency reference typically used for medium accuracy RTCC timing.
LFXO	32768 Hz	Yes	Crystal	High accuracy frequency reference typically used for high accuracy RTCC timing. Tunable crystal loading capacitors are fully integrated.
ULFRCO	1000 Hz	No	-	Ultra low frequency oscillator typically used for the watchdog timer.

The RC oscillators can be calibrated against either of the crystal oscillators in order to compensate for temperature and voltage supply variations. Hardware support is included to measure the frequency of various oscillators against each other.

Oscillator and clock management is available through the Clock Management Unit (CMU), see section 11. CMU - Clock Management Unit for details.

2.5 RF Frequency Synthesizer

The Fractional-N RF Frequency Synthesizer (SYNTH) provides a low phase noise LO signal to be used in both receive and transmit modes.

The capabilities of the SYNTH include:

- · High performance, low phase noise
- · Fast frequency settling
- · Fast and fully automated calibration
- · Sub 100 Hz frequency resolution across the supported frequency bands

2.6 Modulation Modes

EFR32 supports a wide range of modulation modes in transmit and receive:

- 2-FSK, 2-GFSK, 4-FSK, 4-GFSK, MSK, GMSK, O-QPSK with half-sine shaping, ASK / OOK, DBPSK TX
- · NRZ or Manchester support
- · UART mode over air for legacy protocols
- · Data rates ranging from 600 bps up to 2 Mbps
- · Configurable frequency deviation
- · Configurable Direct Sequence Spread Spectrum (DSSS), with spread sequences up to 32 chips encoding up to 4 information bits
- Configurable 4-FSK symbol encoding

2.7 Transmit Mode

In transmit mode EFR32 performs the following functionality:

- · Automatic PA power ramping during the start and end of a frame transmit
- · Programmable output power
- · Optional preamble and synchronization word insertion
- Accurate transmit frame timing to support time synchronized radio protocols
- · Optional Carrier Sense Multiple Access Collision Avoidance (CSMA-CA) or Listen Before Talk (LBT) hardware support
- Integrated transmit test modes, as described in 2.17 RF Test Modes

2.8 Receive Mode

In receive mode EFR32 performs the following functionality:

- A single-ended (2.4 GHz) or differential (Sub-GHz) LNA amplifies the input RF signal. The amplified signal is then mixed to a low-IF signal through the quadrature down-coversion mixer. Further signal filtering is performed before conversion to a digital signal through the I/Q ADC.
- Digitally configurable receiver bandwidth from 100 Hz to 2.5 MHz
- · Timing recovery on received data, including simultaneous support for two different frame synchronization words
- Automatic frequency offset compensation, to compensate for carrier frequency offset between the transmitter and receiver
- Support for a wide range of modulation formats as described in section 2.6 Modulation Modes

2.9 Data Buffering

EFR32 supports buffered transmit and receive modes through its buffer controller (BUFC), with four individually configurable buffers. The BUFC uses the system RAM as storage, and each buffer can be individually configured with parameters such as:

- · Buffer size
- · Buffer interrupt thresholds
- · Buffer RAM location
- · Overflow and underflow detection

In receive mode, data following frame synchronization is moved directly from the demodulator to the buffer storage.

In transmit mode, data following the inserted preamble and synchronization word is moved directly from the buffer storage to the modulator.

2.10 Unbuffered Data Transfer

For most system designs it is recommended to use the data buffering within EFR32 to provide a convenient user interface.

In cases where data buffering within EFR32 is not desired, it is possible to set up direct unbuffered data transfers using a single-pin or two-pin interface on EFR32. A bit clock output is provided on the Serial Clock (SC) output pin, and a serial bitstream is provided to EFR32 in a transmit mode and from EFR32 in a receive mode.

In unbuffered data transfer modes the hardware support provided by EFR32 to perform preamble and frame synchronization insertion in transmit mode and detection in receive mode can still optionally be used.

2.11 Frame Format Support

EFR32 has an extensive support for frame handling in transmit and receive modes, which allows effective handling of even advanced protocols. The support includes:

- · Preamble and frame synchronization inserted into transmitted frames
- · Full frame synchronization of received frames
- Simple address matching of received frames in hardware, further configurable address and frame filtering supported through sequencer
- · Support for variable length frames
- · Automated CRC calculation and verification
- · Configurable bit ordering, with the most or least significant bit transmitted and received first

The frame format support is controlled by the Frame Controller (FRC).

2.12 Hardware CRC Support

EFR32 supports a configurable CRC generation in transmit and verification in receive mode:

- 8, 16, 24 or 32 bit CRC value
- · Configurable polynomial and initialization value
- · Optional inversion of CRC value over air
- · Configurable CRC byte ordering
- · Support for multiple CRC values calculated and verified per transmitted or received frame
- The CRC module is typically controlled by the Frame Controller (FRC) for in-line operations in transmit and receive modes. Alternatively, the CRC module may be accessed directly from software to calculate and verify CRC data.

2.13 Convolutional Encoding / Decoding

EFR32 includes hardware support for convolutional encoding and decoding, for forward error correction (FEC). This feature is performed by the Frame Controller (FRC) module:

- · Constraint length configurable up to 7, for the highest robustness
- · Configurable puncturing, to achieve rates between 1/2 rate and full rate
- · Configurable soft decision or hard decision decoding
- · Convolutional coding may be used together with the symbol interleaver to improve robustness against burst errors

2.14 Binary Block Encoding / Decoding

EFR32 includes hardware support for binary block encoding and decoding, both performed real-time in the transmit and receive path. This is performed in the Frame Controller (FRC) module:

The block coding works on blocks of up to 16 bits of data and adds parity bits to be capable of single or multiple bit corrections by the receiver.

- · One or more parity bits can be added and verified
- · Bit error correction
- · Lookup-codes can be used to implement virtually any block coding scheme

2.15 Data Encryption and Authentication

EFR32 has hardware support for AES encryption, decryption and authentication modes. These security operations can be performed on data in RAM or any data buffer, without further CPU intervention. The key size is 128 bits.

AES modes of operations directly supported by the EFR32 hardware are listed in Table 2.2 AES Modes of Operation With Hardware Support on page 35. In addition to these modes, other modes can also be implemented by using combinations of modes. For example, the CCM mode can be implemented using the CTR and CBC-MAC modes in combination.

Table 2.2. AES Modes of Operation With Hardware Support

AES Mode	Encryption / Decryption	Authentication	Comment
ECB	Yes	-	Electronic Code Book
CTR	Yes	-	Counter mode
ССМ	Yes	Yes	Counter with CBC-MAC
CCM*	Yes	Yes	CCM with encryption-only and integrity-only capabilities
GCM	Yes	Yes	Galois Counter Mode
CBC	Yes	-	Cipher Block Chaining
CBC-MAC	-	Yes	Cipher Block Chaining, Message Authentication Code
CMAC	-	Yes	Cipher-based MAC
CFB	Yes	-	Cipher Feedback
OFB	Yes	-	Output Feedback

The CRYPTO module can operate directly on data buffers provided by the BUFC module. It is also possible to provide data directly from the embedded Cortex-M4 or via DMA.

2.16 Timers

EFR32 includes multiple timers, as can be seen from Table 2.3 EFR32 Timers Overview on page 36.

Table 2.3. EFR32 Timers Overview

Timer	Number of instances	Typical clock source	Overview
RTCC	1 (2)	Low frequency (LFXO or LFRCO)	32 bit Real Time Counter and Calendar, typically used to enable wakeup on compare match. A second RTC module is used by the radio software drivers for accurately timing inactive periods in the radio communication protocol.
PROTIMER	1	High frequency (HFXO or HFRCO)	16+16+32 bit Protocol Timer, typically used to accurately con- trol detailed RF protocol timing in transmit and receive modes.
TIMER	2	High frequency (HFXO or HFRCO)	16 bit general purpose timer.
WTIMER	2	High frequency (HFXO or HFRCO)	32 bit general purpose timer.
Systick timer	1	High frequency (HFXO or HFRCO)	32 bit systick timer integrated in the Cortex-M4. Typically used as an Operating System timer.
WDOG	1	Low frequency (LFXO, LFRCO or ULFRCO)	Watch dog timer. Once enabled, this module must be periodically accessed. If not, this is considered an error and the EFR32 is reset in order to recover the system.
LETIMER	1	Low frequency (LFXO, LFRCO or ULFRCO)	Low energy general purpose timer.

Advanced interconnect features allows synchronization between timers. This includes:

- · Start / stop any high frequency timer synchronized with the RTCC
- Trigger RSM state transitions based on compare timer compare match, for instance to provide clock cycle accuracy on frame transmit timing


2.17 RF Test Modes

EFR32 supports a wide range of RF test modes typically used for characterization and regulation compliance testing, including:

- · Unmodulated carrier transmit
- · Modulated carrier transmit, with internal configurable pseudo random data generator
- · Continuous data reception for Bit Error Rate (BER) measurements
- Storing of raw receiver data to RAM
- · Transmit of raw frequency data from RAM

3. System Processor





Quick Facts

What?

The industry leading Cortex-M4 processor from ARM is the CPU in the EFR32 devices.

Why?

The ARM Cortex-M4 is designed for exceptionally short response time, high code density, and high 32-bit throughput while maintaining a strict cost and power consumption budget.

How?

Combined with the ultra low energy peripherals available in EFR32 devices, the Cortex-M4 process-or's Harvard architecture, 3 stage pipeline, single cycle instructions, Thumb-2 instruction set support, and fast interrupt handling make it perfect for 8-bit, 16-bit, and 32-bit applications.

3.1 Introduction

The ARM Cortex-M4 32-bit RISC processor provides outstanding computational performance and exceptional system response to interrupts while meeting low cost requirements and low power consumption.

The ARM Cortex-M4 implemented is revision r0p1.

3.2 Features

- · Harvard architecture
 - · Separate data and program memory buses (No memory bottleneck as in a single bus system)
- · 3-stage pipeline
- · Thumb-2 instruction set
 - · Enhanced levels of performance, energy efficiency, and code density
- · Single cycle multiply and hardware divide instructions
 - · 32-bit multiplication in a single cycle
 - · Signed and unsigned divide operations between 2 and 12 cycles
- · Atomic bit manipulation with bit banding
 - · Direct access to single bits of data
 - Two 1MB bit banding regions for memory and peripherals mapping to 32MB alias regions
 - · Atomic operation, cannot be interrupted by other bus activities
- 1.25 DMIPS/MHz
- · Memory Protection Unit
 - · Up to 8 protected memory regions
- 24 bits System Tick Timer for Real Time OS
- · Excellent 32-bit migration choice for 8/16 bit architecture based designs
 - Simplified stack-based programmer's model is compatible with traditional ARM architecture and retains the programming simplicity of legacy 8-bit and 16-bit architectures
- · Alligned or unaligned data storage and access
 - · Contiguous storage of data requiring different byte lengths
 - · Data access in a single core access cycle
- · Integrated power modes
 - · Sleep Now mode for immediate transfer to low power state
 - · Sleep on Exit mode for entry into low power state after the servicing of an interrupt
 - · Ability to extend power savings to other system components
- · Optimized for low latency, nested interrupts

3.3 Functional Description

For a full functional description of the ARM Cortex-M4 implementation in the EFR32 family, the reader is referred to the ARM Cortex-M4 documentation provided by ARM.

3.3.1 Interrupt Operation




Figure 3.1. Interrupt Operation

The interrupt request (IRQ) lines are connected to the Cortex-M4. Each of these lines (shown in Table 3.1 Interrupt Request Lines (IRQ) on page 40) is connected to one or more interrupt flags in one or more modules. The interrupt flags are set by hardware on an interrupt condition. It is also possible to set/clear the interrupt flags through the IFS/IFC registers. Each interrupt flag is then qualified with its own interrupt enable bit (IEN register), before being OR'ed with the other interrupt flags to generate the IRQ. A high IRQ line will set the corresponding pending bit (can also be set/cleared with the SETPEND/CLRPEND bits in ISPR0/ICPR0) in the Cortex-M4 NVIC. The pending bit is then qualified with an enable bit (set/cleared with SETENA/CLRENA bits in ISER0/ICER0) before generating an interrupt request to the core. Figure 3.1 Interrupt Operation on page 39 illustrates the interrupt system. For more information on how the interrupts are handled inside the Cortex-M4, the reader is referred to the ARM Cortex-M4 Technical Reference Manual.

3.3.1.1 Avoiding Extraneous Interrupts

There can be latencies in the system such that clearing an interrupt flag could take longer than leaving an Interrupt Service Routine (ISR). This can lead to the ISR being re-entered as the interrupt flag has yet to clear immediately after leaving the ISR. To avoid this, when clearing an interrupt flag at the end of an ISR, the user should execute ARM's Data Synchronization Barrier (DSB) instruction. Another approach is to clear the interrupt flag immediately after identifying the interrupt source and then service the interrupt as shown in the pseudo-code below. The ISR typically is sufficiently long to more than cover the few cycles it may take to clear the interrupt status, and also allows the status to be checked for further interrupts before exiting the ISR.

```
irqXServiceRoutine() {
   do {
     clearIrqXStatus();
     serviceIrqX();
   } while(irqXStatusIsActive());
}
```

3.3.1.2 IFC Read-clear Operation

In addition to the normal interrupt setting and clearing operations via the IFS/IFC registers, there is an additional atomic Read-clear operation that can be enabled by setting IFCREADCLEAR=1 in the MSC_CTRL register. When enabled, reads of peripheral IFC registers will return the interrupt vector (mirroring the IF register), while at the same time clearing whichever interrupt flags are set. This operation is functionally equivalent to reading the IF register and then writing the result immediately back to the IFC register.


3.3.2 Interrupt Request Lines (IRQ)

Table 3.1. Interrupt Request Lines (IRQ)

IRQ#	Source(s)
0	ЕМИ
2	WDOG0
3	WDOG1
9	LDMA
10	GPIO_EVEN
11	TIMER0
12	USART0_RX
13	USART0_TX
14	ACMP0
	ACMP1
15	ADC0
16	IDAC0
17	I2C0
18	GPIO_ODD
19	TIMER1
20	USART1_RX
21	USART1_TX
22	LEUART0
23	PCNT0
24	СМИ
25	MSC
26	CRYPTO0
27	LETIMER0
31	RTCC
33	CRYOTIMER
35	FPUEH
36	SMU
37	WTIMER0
38	VDAC0
39	LESENSE

4. Memory and Bus System





Quick Facts

What?

A low latency memory system including low energy Flash and RAM with data retention which makes the energy modes attractive.

Why?

RAM retention reduces the need for storing data in Flash and enables frequent use of the ultra low energy modes EM2 Deep Sleep and EM3 Stop.

How?

Low energy and non-volatile Flash memory stores program and application data in all energy modes and can easily be reprogrammed in system. Low leakage RAM with data retention in EM0 Active to EM3 Stop removes the data restore time penalty, and the DMA ensures fast autonomous transfers with predictable response time.

4.1 Introduction

The EFR32 contains an AMBA AHB Bus system to allow bus masters to access the memory mapped address space. A multilayer AHB bus matrix connects the 5 master bus interfaces to the AHB slaves (Figure 4.1 EFR32 Bus System on page 42). The bus matrix allows several AHB slaves to be accessed simultaneously. An AMBA APB interface is used for the peripherals, which are accessed through an AHB-to-APB bridge connected to the AHB bus matrix. The 5 AHB bus masters are:

- Cortex-M4 ICode: Used for instruction fetches from Code memory (valid address range: 0x00000000 0x1FFFFFFF)
- Cortex-M4 DCode: Used for debug and data access to Code memory (valid address range: 0x00000000 0x1FFFFFFF)
- Cortex-M4 System: Used for data and debug access to system space. It can access entire memory space except Code memory (valid address range: 0x20000000 - 0xFFFFFFFF)
- DMA: Can access the entire memory space except the internal core memory region and the DMEM code region
- **Sequencer Code:** Used for instruction fetches and data accesses. Instruction fetches still come from data memory. (valid address range: 0x00000000 0x0FFFFFFF, 0x20000000 0x3FFFFFFF)
- Sequencer System: Can access entire memory space except internal core memory region and RAM code space (valid address range: 0x00000000 - 0x0FFFFFFF, 0x20000000 - 0xDFFFFFFF)
- BUFC: Can access general purpose SRAM (valid address range: 0x20000000 0x20FFFFFF)
- FRC: Can access general purpose SRAM (valid address range: 0x20000000 0x20FFFFFF)




Figure 4.1. EFR32 Bus System

4.2 Functional Description

The memory segments are mapped together with the internal segments of the Cortex-M4 into the system memory map shown by Figure 4.2 System Address Space With Core and Code Space Listing on page 43.




Figure 4.2. System Address Space With Core and Code Space Listing

Additionally, the peripheral address map is detailed by Figure 4.3 System Address Space With Peripheral Listing on page 44.




Figure 4.3. System Address Space With Peripheral Listing

The embedded SRAM is located at address 0x20000000 in the memory map of the EFR32. When running code located in SRAM starting at this address, the Cortex-M4 uses the System bus interface to fetch instructions. This results in reduced performance as the Cortex-M4 accesses stack, other data in SRAM and peripherals using the System bus interface. To be able to run code from SRAM efficiently, the SRAM is also mapped in the code space at address 0x10000000.

When running code from this space, the Cortex-M4 fetches instructions through the I/D-Code bus interface, leaving the System bus interface for data access.

The SRAM mapped into the code space can however only be accessed by the CPU and not any other bus masters, e.g. DMA. See 4.5 SRAM for more detailed info on the system SRAM.

The Sequencer RAM is used by the Sequencer for both instructions and data. This RAM is also available for general use by most AHB masters.

4.2.1 Peripheral Non-Word Access Behavior

When writing to peripheral registers, all accesses are treated as 32-bit accesses. This means that writes to a register need to be large enough to cover all bits of register, otherwise, any uncovered bits may become corrupted from the partial-word transfer. Thus, the safest practice is to always do 32-bit writes to peripheral registers.

When reading, there is generally no issue with partial word accesses, however, note that any read action (e.g. FIFO popping) will be triggered regardless of whether the actual FIFO bit-field was included in the transfer size.

Note: The implementation of bit-banding in the core is such that bit-band accesses forward the transfer size info into the actual bus transfer size, so the same restrictions apply to bit-band accesses as apply to normal read/write accesses.

4.2.2 Bit-banding

The SRAM bit-band alias and peripheral bit-band alias regions are located at 0x22000000 and 0x42000000 respectively. Read and write operations to these regions are converted into masked single-bit reads and atomic single-bit writes to the embedded SRAM and peripherals of the EFR32.

Note: Bit-banding is only available through the CPU. No other AHB masters (e.g. DMA) can perform Bit-banding operations.

Using a standard approach to modify a single register or SRAM bit in the aliased regions, would require software to read the value of the byte, half-word or word containing the bit, modify the bit, and then write the byte, half-word or word back to the register or SRAM address. Using bit-banding, this can be done in a single operation, consuming only two bus cycles. As read-writeback, bit-masking and bit-shift operations are not necessary in software, code size is reduced and execution speed improved.

The bit-band regions allow each bit in the SRAM and Peripheral areas of the memory map to be addressed. To set or clear a bit in the embedded SRAM, write a 1 or a 0 to the following address:

bit_address = 0x22000000 + (address - 0x20000000) · 32 + bit · 4

where address is the address of the 32-bit word containing the bit to modify, and bit is the index of the bit in the 32-bit word.

To modify a bit in the Peripheral area, use the following address:

bit address = $0x42000000 + (address - 0x40000000) \cdot 32 + bit \cdot 4$

4.2.3 Peripheral Bit Set and Clear

The EFR32 supports bit set and bit clear access to all peripherals except those listed in Table 4.1 Peripherals that Do Not Support Bit Set and Bit Clear on page 46. The bit set and bit clear functionality (also called Bit Access) enables modification of bit fields (single bit or multiple bit wide) without the need to perform a read-modify-write (though it is functionally equivalent). Also, the operation is contained within a single bus access (for HF peripherals), unlike the Bit-banding operation described in section 4.2.2 Bit-banding which consumes two bus accesses per operation. All AHB masters can utilize this feature.

The bit clear aliasing region starts at 0x44000000 and the bit set aliasing region starts at 0x46000000. Thus, to apply a bit set or clear operation, write the bit set or clear mask to the following addresses:

```
bit_clear_address = address + 0x04000000
bit_set_address = address + 0x06000000
```

For bit set operations, bit locations that are 1 in the bit mask will be set in the destination register:

```
register = (register OR mask)
```

For bit clear operations, bit locations that are 1 in the bit mask will be cleared in the destination register:

```
register = (register AND (NOT mask))
```

Note: It is possible to combine bit clear and bit set operations in order to arbitrarily modify multi-bit register fields, without affecting other fields in the same register. In this case, care should be taken to ensure that the field does not have intermediate values that can lead to erroneous behavior. For example, if bit clear and bit set operations are used to change an analog tuning register field from 25 to 26, the field would initially take on a value of zero. If the analog module is active at the time, this could lead to undesired behavior.

The peripherals listed in Table 4.1 Peripherals that Do Not Support Bit Set and Bit Clear on page 46 do not support Bit Access for any registers. All other peripherals do support Bit Access, however, there may be cases of certain registers that do not support it. Such registers have a note regarding this lack of support.

Table 4.1. Peripherals that Do Not Support Bit Set and Bit Clear

Module	
EMU	
RMU	
CRYOTIMER	

4.2.4 Peripherals

The peripherals are mapped into the peripheral memory segment, each with a fixed size address range according to Table 4.2 Peripherals on page 47, Table 4.3 Low Energy Peripherals on page 47 , and Table 4.4 Core Peripherals on page 47.

Table 4.2. Peripherals

Address Range	Module Name
0x400E6000 - 0x400E6400	PRS
0x40022000 - 0x40022400	SMU
0x4001E000 - 0x4001E400	CRYOTIMER
0x4001C000 - 0x4001C400	GPCRC
0x4001A000 - 0x4001A400	WTIMER0
0x40018400 - 0x40018800	TIMER1
0x40018000 - 0x40018400	TIMER0
0x40010400 - 0x40010800	USART1
0x40010000 - 0x40010400	USART0
0x4000C000 - 0x4000C400	I2C0
0x4000A000 - 0x4000B000	GPIO
0x40008000 - 0x40008400	VDAC0
0x40006000 - 0x40006400	IDAC0
0x40002000 - 0x40002400	ADC0
0x40000400 - 0x40000800	ACMP1
0x40000000 - 0x40000400	ACMP0

Table 4.3. Low Energy Peripherals

Address Range	Module Name
0x40055000 - 0x40055400	LESENSE
0x40052400 - 0x40052800	WDOG1
0x40052000 - 0x40052400	WDOG0
0x4004E000 - 0x4004E400	PCNT0
0x4004A000 - 0x4004A400	LEUART0
0x40046000 - 0x40046400	LETIMER0
0x40042000 - 0x40042400	RTCC

Table 4.4. Core Peripherals

Address Range	Module Name
0xE0000000 - 0xE0040000	CM4
0x400F0000 - 0x400F0400	CRYPTO0
0x400E2000 - 0x400E3000	LDMA

Address Range	Module Name
0x400E1000 - 0x400E1400	FPUEH
0x400E0000 - 0x400E0800	MSC

4.2.5 Bus Matrix

The Bus Matrix connects the memory segments to the bus masters as detailed in 4.1 Introduction.

4.2.5.1 Arbitration

The Bus Matrix uses a round-robin arbitration algorithm which enables high throughput and low latency, while starvation of simultaneous accesses to the same bus slave are eliminated. Round-robin does not assign a fixed priority to each bus master. The arbiter does not insert any bus wait-states during peak interaction. However, one wait state is inserted for master accesses occurring after a prolonged inactive time. This wait state allows for increased power efficiency during master idle time.

4.2.5.2 Peripheral Access Performance

The Bus Matrix is a multi-layer energy optimized AMBA AHB compliant bus with an internal bandwidth of 5x a single AHB interface.

The Cortex-M4, DMA Controller, and peripherals (not peripherals in the low frequency clock domain) run on clocks which can be prescaled separately. Clocks and prescaling are described in more detail in 11. CMU - Clock Management Unit . This section describes the expected bus wait states for a peripheral based on its frequency relative to the HFCLK frequency. For this discussion, PERCLK refers to a selected peripheral's clock frequency, which is some integer division of the HFCLK frequency.

Another factor that effects the cycle latency of peripheral accesses is the Peripheral Access Wait Mode (WAITMODE in MSC_CTRL) configuration, which is present in some parts in the EFR32 series. For instance, when set to WS0, a higher throughput (in terms of HFCLK cycles) is possible than with a higher wait state setting. However, this family of parts does not have configurable wait states. Instead, refer to the access performance information for WS0 for this device family.

4.2.5.2.1 WS0 Mode

In general, when accessing a peripheral, the latency in number of HFCLK cycles, not including master arbitration, is given by:

 $N_{bus\ cycles} = N_{slave\ cycles} \cdot f_{HFCLK}/f_{PERCLK}, \ best-case\ write\ accesses$ $N_{bus\ cycles} = N_{slave\ cycles} \cdot f_{HFCLK}/f_{PERCLK} + 1, \ best-case\ read\ accesses$ $N_{bus\ cycles} = (N_{slave\ cycles} + 1) \cdot f_{HFCLK}/f_{PERCLK} - 1, \ worst-case\ write\ accesses$ $N_{bus\ cycles} = (N_{slave\ cycles} + 1) \cdot f_{HFCLK}/f_{PERCLK}, \ worst-case\ read\ accesses$

where N_{slave cycles} is the throughput of the slave's bus interface in number of PERCLK cycles per transfer, including any wait cycles introduced by the slave.

Figure 4.4. Bus Access Latency (General Case)

Note that a latency of ${\bf 1}$ cycle corresponds to ${\bf 0}$ wait states.

Additionally, for back-to-back accesses to the same peripheral, the throughput in number of cycles per transfer is given by:

 $N_{bus\ cycles}$ = $N_{slave\ cycles} \cdot f_{HFCLK}/f_{PERCLK}$, write accesses $N_{bus\ cycles}$ = $(N_{slave\ cycles} + 1) \cdot f_{HFCLK}/f_{PERCLK}$, read accesses

Figure 4.5. Bus Access Throughput (Back-to-Back Transfers)

Lastly, in the highest performing case, where PERCLK equals HFCLK and the slave does not introduce any additional wait states, the access latency in number of cycles is given by:

N_{bus cycles} = 1, write accesses N_{bus cycles} = 2, read accesses

Figure 4.6. Bus Access Latency (Max Performance)

4.2.5.2.2 WS1 Mode

In general, when accessing a peripheral, the latency in number of HFCLK cycles, not including master arbitration, is given by:

 $N_{bus\ cycles} = N_{slave\ cycles} \cdot f_{HFCLK}/f_{PERCLK} + 2, \ best-case\ write\ accesses$ $N_{bus\ cycles} = N_{slave\ cycles} \cdot f_{HFCLK}/f_{PERCLK} + 1, \ best-case\ read\ accesses$ $N_{bus\ cycles} = (N_{slave\ cycles} + 1) \cdot f_{HFCLK}/f_{PERCLK} + 1, \ worst-case\ write\ accesses$ $N_{bus\ cycles} = (N_{slave\ cycles} + 1) \cdot f_{HFCLK}/f_{PERCLK}, \ worst-case\ read\ accesses$

where N_{slave cycles} is the throughput of the slave's bus interface in number of PERCLK cycles per transfer, including any wait cycles introduced by the slave.

Figure 4.7. Bus Access Latency (General Case)

Note that a latency of ${\bf 1}$ cycle corresponds to ${\bf 0}$ wait states.

Additionally, for back-to-back accesses to the same peripheral, the throughput in number of cycles per transfer is given by:

$$\begin{split} N_{bus\ cycles} &= max\{f_{HFCLK}/f_{PERCLK},\ 2\} + N_{slave\ cycles} \cdot f_{HFCLK}/f_{PERCLK},\ write\ accesses \\ N_{bus\ cycles} &= (N_{slave\ cycles} + 1) \cdot f_{HFCLK}/f_{PERCLK},\ read\ accesses \end{split}$$

Figure 4.8. Bus Access Throughput (Back-to-Back Transfers)

Lastly, in the highest performing case, where PERCLK equals HFCLK and the slave does not introduce any additional wait states, the access latency in number of cycles is given by:

N_{bus cycles} = 3, write accesses N_{bus cycles} = 2, read accesses

Figure 4.9. Bus Access Latency (Max Performance)

4.2.5.2.3 Core Access Latency

Note that the cycle counts in the equations above is in terms of the HFCLK. When the core is prescaled from the bus clock, the core will see a reduced number of latency cycles given by:

 $N_{core\ cycles}$ = ceiling($N_{bus\ cycles} \cdot f_{HFCORECLK}/f_{HFCLK}$) where master arbitration is not included.

Figure 4.10. Core Access Latency

4.2.5.3 Bus Faults

System accesses from the core can receive a bus fault in the following condition(s):

- The core attempts to access an address that is not assigned to any peripheral or other system device. These faults can be enabled or disabled by setting the ADDRFAULTEN bit appropriately in MSC_CTRL.
- The core attempts to access a peripheral or system device that has its clock disabled. These faults can be enabled or disabled by setting the CLKDISFAULTEN bit appropriately in MSC_CTRL.
- The bus times out during an access. For example, this could happen while trying to synchronize volatile read data during an LE
 peripheral access. See 11.3.1.1 HFCLK High Frequency Clock. These faults can be enabled or disabled by setting the TIMEOUTFAULTEN bit appropriately in MSC_CTRL.

In addition to any condition-specific bus fault control bits, the bus fault interrupt itself can be enabled or disabled in the same way as all other internal core interrupts.

Note: The icache flush is not triggered at the event of a bus fault. As a result, when an instruction fetch results in a bus fault, invalid data may be cached. This means that the next time the instruction that caused the bus fault is fetched, the processor core will get the invalid cached data without any bus fault. In order to avoid invalid cached data propagation to the processor core, software should manually invalidate cache by writing 1 to MSC_CMD_INVCACHE bitfield at the event of a bus fault.

4.3 Access to Low Energy Peripherals (Asynchronous Registers)

The Low Energy Peripherals are capable of running when the high frequency oscillator and core system is powered off, i.e. in energy mode EM2 Deep Sleep and in some cases also EM3 Stop. This enables the peripherals to perform tasks while the system energy consumption is minimal.

The Low Energy Peripherals are listed in Table 4.3 Low Energy Peripherals on page 47.

All Low Energy Peripherals are memory mapped, with automatic data synchronization. Because the Low Energy Peripherals are running on clocks asynchronous to the high frequency system clock, there are some constraints on how register accesses are performed, as described in the following sections.

4.3.1 Writing

Every Low Energy Peripheral has one or more registers with data that needs to be synchronized into the Low Energy clock domain to maintain data consistency and predictable operation. There are two different synchronization mechanisms on the EFR32, immediate synchronization, and delayed synchronization. Immediate synchronization is available for the RTCC, LESENSE and LETIMER, and results in an immediate update of the target registers. Delayed synchronization is used for the remaining Low Energy Peripherals, and for these peripherals, a write operation requires 3 positive edges of the clock on the Low Energy Peripheral being accessed. Registers requiring synchronization are marked "Async Reg" in their description header.

Note: On the Gecko series of devices, all LE peripherals are subject to delayed synchronization.




Figure 4.11. Write Operation to Low Energy Peripherals

4.3.1.1 Delayed Synchronization

After writing data to a register which value is to be synchronized into the Low Energy Peripheral using delayed synchronization, a corresponding busy flag in the <module_name>_SYNCBUSY register (e.g. LETIMER_SYNCBUSY) is set. This flag is set as long as synchronization is in progress and is cleared upon completion.

Note: Subsequent writes to the same register before the corresponding busy flag is cleared is not supported. Write before the busy flag is cleared may result in undefined behavior. In general the SYNCBUSY register only needs to be observed if there is a risk of multiple write access to a register (which must be prevented). It is not required to wait until the relevant flag in the SYNCBUSY register is cleared after writing a register. E.g., EM2 Deep Sleep can be entered directly after writing a register.

See Figure 4.12 Write Operation to Low Energy Peripherals on page 53 for an overview of the writing mechanism operation.




Figure 4.12. Write Operation to Low Energy Peripherals

4.3.1.2 Immediate Synchronization

In contrast to the peripherals with delayed synchronization, peripherals with immediate synchronization do not experience a delay from a value is written to it takes effect in the peripheral. They are updated immediately on the peripheral write access. If such a write is done close to an edge on the clock of the peripheral, the write is delayed to after the clock edge. This will introduce wait-states on the peripheral access.

Peripherals with immediate synchronization each have a SYNCBUSY register. Commands written to a peripheral with immediate synchronization are not executed before the first peripheral clock after the write. In this period, the SYNCBUSY flag for the command register is set, indicating that the command has not yet been performed. Secondly, to maintain compatibility with the Gecko series, the rest of the SYNCBUSY registers are also present, but these are always 0, indicating that register writes are always safe.

Note: If compatibility with the Gecko series is a requirement for a given application, the rules that apply to delayed synchronization with respect to SYNCBUSY should also be followed for the peripherals that support immediate synchronization.

4.3.2 Reading

When reading from a Low Energy Peripheral, the data read is synchronized regardless if it originates in the Low Energy clock domain or High Frequency clock domain. See Figure 4.13 Read Operation From Low Energy Peripherals on page 54 for an overview of the reading operation.

Note: Writing a register and then immediately reading the new value of the register may give the impression that the write operation is complete. This may not be the case. Refer to the SYNCBUSY register for correct status of the write operation to the Low Energy Peripheral.




Figure 4.13. Read Operation From Low Energy Peripherals

4.3.3 FREEZE Register

In all Low Energy Peripheral with delayed synchronization there is a <module_name>_FREEZE register (e.g. RTCC_FREEZE). The register contains a bit named REGFREEZE. If precise control of the synchronization process is required, this bit may be utilized. When REGFREEZE is set, the synchronization process is halted allowing the software to write multiple Low Energy registers before starting the synchronization process, thus providing precise control of the module update process. The synchronization process is started by clearing the REGFREEZE bit.

Note: The FREEZE register is also present on peripherals with immediate synchronization, but there it has no effect

4.4 Flash

The Flash retains data in any state and typically stores the application code, special user data and security information. The Flash memory is typically programmed through the debug interface, but can also be erased and written to from software.

- · Up to 256 KB of memory
- · Page size of 2 KB (minimum erase unit)
- · Minimum 10K erase cycles endurance
- Greater than 10 years data retention at 85 °C
- · Lock-bits for memory protection
- · Data retention in any state

4.5 SRAM

The primary task of the SRAM memory is to store application data. Additionally, it is possible to execute instructions from SRAM, and the DMA may be set up to transfer data between the SRAM, flash and peripherals.

- · Up to 32 KB of memory
- · Bit-band access support
- · Set of RAM blocks may be powered down when not in use
- Data retention of the entire memory in EM0 Active to EM3 Stop

Note: The individual RAM sections may be smaller on some parts, however, the RAM AHB slaves maintain a contiguous address map. For example, if RAM0 is half-size on a part, then RAM1 is relocated to begin immediately after RAM0's last address. Using the provided software header files and linker scripts allows handling of this remapping in an autonomous manner.

4.6 DI Page Entry Map

The DI page contains production calibration data as well as device identification information. See the peripheral chapters for how each calibration value is to be used with the associated peripheral.

The offset address is relative to the start address of the DI page (see 7.3 Functional Description).

Offset	Name	Туре	Description
0x000	CAL	RO	CRC of DI-page and calibration temperature
0x004	MODULEINFO	RO	Module trace information
0x020	EXTINFO	RO	External Component description
0x028	EUI48L	RO	EUI48 OUI and Unique identifier
0x02C	EUI48H	RO	OUI
0x030	CUSTOMINFO	RO	Custom information
0x034	MEMINFO	RO	Flash page size and misc. chip information
0x040	UNIQUEL	RO	Low 32 bits of device unique number
0x044	UNIQUEH	RO	High 32 bits of device unique number
0x048	MSIZE	RO	Flash and SRAM Memory size in kB
0x04C	PART	RO	Part description
0x050	DEVINFOREV	RO	Device information page revision
0x054	EMUTEMP	RO	EMU Temperature Calibration Information
0x060	ADC0CAL0	RO	ADC0 calibration register 0
0x064	ADC0CAL1	RO	ADC0 calibration register 1
0x068	ADC0CAL2	RO	ADC0 calibration register 2
0x06C	ADC0CAL3	RO	ADC0 calibration register 3
0x080	HFRCOCAL0	RO	HFRCO Calibration Register (4 MHz)
0x08C	HFRCOCAL3	RO	HFRCO Calibration Register (7 MHz)
0x098	HFRCOCAL6	RO	HFRCO Calibration Register (13 MHz)
0x09C	HFRCOCAL7	RO	HFRCO Calibration Register (16 MHz)
0x0A0	HFRCOCAL8	RO	HFRCO Calibration Register (19 MHz)
0x0A8	HFRCOCAL10	RO	HFRCO Calibration Register (26 MHz)
0x0AC	HFRCOCAL11	RO	HFRCO Calibration Register (32 MHz)
0x0B0	HFRCOCAL12	RO	HFRCO Calibration Register (38 MHz)
0x0E0	AUXHFRCOCAL0	RO	AUXHFRCO Calibration Register (4 MHz)
0x0EC	AUXHFRCOCAL3	RO	AUXHFRCO Calibration Register (7 MHz)
0x0F8	AUXHFRCOCAL6	RO	AUXHFRCO Calibration Register (13 MHz)
0x0FC	AUXHFRCOCAL7	RO	AUXHFRCO Calibration Register (16 MHz)
0x100	AUXHFRCOCAL8	RO	AUXHFRCO Calibration Register (19 MHz)
0x108	AUXHFRCOCAL10	RO	AUXHFRCO Calibration Register (26 MHz)
0x10C	AUXHFRCOCAL11	RO	AUXHFRCO Calibration Register (32 MHz)
0x110	AUXHFRCOCAL12	RO	AUXHFRCO Calibration Register (38 MHz)

Offset	Name	Туре	Description
0x140	VMONCAL0	RO	VMON Calibration Register 0
0x144	VMONCAL1	RO	VMON Calibration Register 1
0x148	VMONCAL2	RO	VMON Calibration Register 2
0x158	IDAC0CAL0	RO	IDAC0 Calibration Register 0
0x15C	IDAC0CAL1	RO	IDAC0 Calibration Register 1
0x168	DCDCLNVCTRL0	RO	DCDC Low-noise VREF Trim Register 0
0x16C	DCDCLPVCTRL0	RO	DCDC Low-power VREF Trim Register 0
0x170	DCDCLPVCTRL1	RO	DCDC Low-power VREF Trim Register 1
0x174	DCDCLPVCTRL2	RO	DCDC Low-power VREF Trim Register 2
0x178	DCDCLPVCTRL3	RO	DCDC Low-power VREF Trim Register 3
0x17C	DCDCLPCMPHYSSEL0	RO	DCDC LPCMPHYSSEL Trim Register 0
0x180	DCDCLPCMPHYSSEL1	RO	DCDC LPCMPHYSSEL Trim Register 1
0x184	VDAC0MAINCAL	RO	VDAC0 Cals for Main Path
0x188	VDAC0ALTCAL	RO	VDAC0 Cals for Alternate Path
0x18C	VDAC0CH1CAL	RO	VDAC0 CH1 Error Cal
0x190	OPA0CAL0	RO	OPA0 Calibration Register for DRIVESTRENGTH 0, INCBW=1
0x194	OPA0CAL1	RO	OPA0 Calibration Register for DRIVESTRENGTH 1, INCBW=1
0x198	OPA0CAL2	RO	OPA0 Calibration Register for DRIVESTRENGTH 2, INCBW=1
0x19C	OPA0CAL3	RO	OPA0 Calibration Register for DRIVESTRENGTH 3, INCBW=1
0x1A0	OPA1CAL0	RO	OPA1 Calibration Register for DRIVESTRENGTH 0, INCBW=1
0x1A4	OPA1CAL1	RO	OPA1 Calibration Register for DRIVESTRENGTH 1, INCBW=1
0x1A8	OPA1CAL2	RO	OPA1 Calibration Register for DRIVESTRENGTH 2, INCBW=1
0x1AC	OPA1CAL3	RO	OPA1 Calibration Register for DRIVESTRENGTH 3, INCBW=1
0x1D0	OPA0CAL4	RO	OPA0 Calibration Register for DRIVESTRENGTH 0, INCBW=0
0x1D4	OPA0CAL5	RO	OPA0 Calibration Register for DRIVESTRENGTH 1, INCBW=0
0x1D8	OPA0CAL6	RO	OPA0 Calibration Register for DRIVESTRENGTH 2, INCBW=0
0x1DC	OPA0CAL7	RO	OPA0 Calibration Register for DRIVESTRENGTH 3, INCBW=0
0x1E0	OPA1CAL4	RO	OPA1 Calibration Register for DRIVESTRENGTH 0, INCBW=0
0x1E4	OPA1CAL5	RO	OPA1 Calibration Register for DRIVESTRENGTH 1, INCBW=0
0x1E8	OPA1CAL6	RO	OPA1 Calibration Register for DRIVESTRENGTH 2, INCBW=0
0x1EC	OPA1CAL7	RO	OPA1 Calibration Register for DRIVESTRENGTH 3, INCBW=0

4.7 DI Page Entry Description

4.7.1 CAL - CRC of DI-page and calibration temperature

Offset		Bit Position																									
0x000	22 22 22 23 29 29 29 29 29 29 29 29 29 29 29 29 29										16	15	4	13	12	7	10	6	8	7	9	2	4	က	2	_	0
Access		Q Q											RO O														
Name		ТЕМР									N N N N N N N N N N N N N N N N N N N																

Bit	Name	Access	Description
31:24	Reserved	Reserved for futu	ire use
23:16	TEMP	RO	Calibration temperature as an usigned int in DegC (25 = 25DegC)
15:0	CRC	RO	CRC of DI-page (CRC-16-CCITT)

4.7.2 MODULEINFO - Module trace information

Offset		Bit Position																														
0x004	31	0 1 2 3 4 5 5 6 7 8 8 9 9 10 11 12 13 14 15 16 17 18 18 18 18 18 18 18 18 18 18 18 18 18																														
Access		<u>&</u>																														
Name		RESERVED																														
																ם	۲															

Bit	Name	Access	Description
31:0	RESERVED1	RO	Reserved for future use

4.7.3 EXTINFO - External Component description

Offset		Bit Po	sition	
0x020	31 30 29 28 27 27 26 25 27	23 22 21 20 20 19 18 17	6 9 9 8	7 9 2 4 8 7 1 1 2 1 2 2 4 5 6 6 7 8 8 9 9 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 2 2 2 2 2 2 3 4 5 6 6 7 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 <t< th=""></t<>
Access		RO	RO	RO
Name		REV	CONNECTION	TYPE

Bit	Name	Access	Description
31:24	Reserved	Reserved for fu	ture use
23:16	REV	RO	MCM Revision
	Value	Mode	Description
	1	REV1	Revision 1
	255	NONE	No external component present
15:8	CONNECTION	RO	Connection protocal to external interface
	Value	Mode	Description
	1	SPI	SPI control interface
	255	NONE	None
7:0	TYPE	RO	
	External Component		
	Value	Mode	Description
	1	IS25LQ040B	IS25LQ040B-JWLE1 512kB Serial Flash
	2	AT25S041	AT25S041-DWFHT 512kB Serial Flash
	255	NONE	None

4.7.4 EUI48L - EUI48 OUI and Unique identifier

Offset															Bi	t Po	siti	on														
0x028	31	29 29 29 29 29 25 25 25 25 25 25 25 25 25 25 25 25 25								22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	9	5	4	3	2	_	0
Access		020								<u>&</u>														•								
Name				2	00140L																OINIGORID											

Bit	Name	Access	Description
31:24	OUI48L	RO	Lower Octet of EUI48 Organizationally Unique Identifier
23:0	UNIQUEID	RO	Unique identifier

4.7.5 EUI48H - OUI

Offset	Bit Po	sition
0x02C	33 33 34 35 37 37 37 37 37 37 37 37 37 37 37 37 37	7 4 6 4 6 7 7 7 8 8 8 8 9 9 9 10 <t< th=""></t<>
Access		8
Name		О UI48H

Bit	Name	Access	Description
31:16	Reserved	Reserved for fut	ure use
15:0	OUI48H	RO	Upper two Octets of EUI48 Organizationally Unique Identifier

4.7.6 CUSTOMINFO - Custom information

Offset															Bi	t Po	ositi	on														
0x030	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	ဝ	8	7	9	5	4	က	7	-	0
Access		<u>o</u>										'								•						1						
Name		PARTNO F																														

Bit	Name	Access	Description
31:16	PARTNO	RO	Custom part identifier as unsigned integer (e.g. 903) 65535 for standard product
15:0	Reserved	Reserved for fut	ure use

4.7.7 MEMINFO - Flash page size and misc. chip information

Offset															Bi	t Po	sitio	on														
0x034	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	7	10	6	8	7	9	5	4	က	2	_	0
Access	0 0											RO									RO RO											
Name				ELACH BAGE CIZE	ן האארן ו							FAICONIA								HOVE	_ - T								TEMPGRADE			

Bit	Name	Access	Description
31:24	FLASH_PAGE_SIZE	RO	Flash page size in bytes coded as 2 ^ ((MEM_IN-FO_PAGE_SIZE + 10) & 0xFF). le. the value 0xFF = 512 bytes.
23:16	PINCOUNT	RO	Device pin count as unsigned integer (eg. 48)
15:8	PKGTYPE	RO	Package Identifier as character
	Value	Mode	Description
	74	WLCSP	WLCSP package
	76	BGA	BGA package
	77	QFN	QFN package
	81	QFP	QFP package
7:0	TEMPGRADE	RO	Temperature Grade of product as unsigned integer enumeration
	Value	Mode	Description
	0	N40TO85	-40 to 85degC
	1	N40TO125	-40 to 125degC
	2	N40TO105	-40 to 105degC
	3	N0TO70	0 to 70degC

4.7.8 UNIQUEL - Low 32 bits of device unique number

Offset	Bit Position	
0x040	33 33 33 33 34 4 4 4 4 4 4 4 4 4 4 4 4	0
Access	NO N	
Name	UNIQUEL	

Bit	Name	Access	Description
31:0	UNIQUEL	RO	Low 32 bits of device unique number

4.7.9 UNIQUEH - High 32 bits of device unique number

Offset															Bi	t Po	siti	on														
0x044	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	7	10	6	8	7	9	5	4	3	2	-	0
Access						•		•		•		•					2	•			•								•			
Name																																

Bit	Name	Access	Description
31:0	UNIQUEH	RO	High 32 bits of device unique number

4.7.10 MSIZE - Flash and SRAM Memory size in kB

Offset	Bit Position
0x048	0 - 1 - 2 - 3 - 4 - 8 - 8 - 9 - 9 - 1 - 1 - 2 - 1 - 1 - 1 - 1 - 2 - 1 - 2 - 2
Access	8
Name	SRAM

Bit	Name	Access	Description
31:16	SRAM	RO	Ram size, kbyte count as unsigned integer (eg. 16)
15:0	FLASH	RO	Flash size, kbyte count as unsigned integer (eg. 128)

4.7.11 PART - Part description

Offset															Bi	i Po	sitio	on														
0x04C	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	7	10	6	8	7	9	5	4	က	2	_	0
Access	8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0														•		•		•	(2					•						
Name																						L	DEVICE_NUMBER									

	PRO	DEV	DEV
Bit	Name	Access	Description
31:24	PROD_REV	RO	Production revision as unsigned integer
23:16	DEVICE_FAMILY	RO	Device Family
	Value	Mode	Description
	16	EFR32MG1P	EFR32 Mighty Gecko Family Series 1 Device Config 1
	17	EFR32MG1B	EFR32 Mighty Gecko Family Series 1 Device Config 1
	18	EFR32MG1V	EFR32 Mighty Gecko Family Series 1 Device Config 1
	19	EFR32BG1P	EFR32 Blue Gecko Family Series 1 Device Config 1
	20	EFR32BG1B	EFR32 Blue Gecko Family Series 1 Device Config 1
	21	EFR32BG1V	EFR32 Blue Gecko Family Series 1 Device Config 1
	25	EFR32FG1P	EFR32 Flex Gecko Family Series 1 Device Config 1
	26	EFR32FG1B	EFR32 Flex Gecko Family Series 1 Device Config 1
	27	EFR32FG1V	EFR32 Flex Gecko Family Series 1 Device Config 1
	28	EFR32MG12P	EFR32 Mighty Gecko Family Series 1 Device Config 2
	29	EFR32MG12B	EFR32 Mighty Gecko Family Series 1 Device Config 2
	30	EFR32MG12V	EFR32 Mighty Gecko Family Series 1 Device Config 2
	31	EFR32BG12P	EFR32 Blue Gecko Family Series 1 Device Config 2
	32	EFR32BG12B	EFR32 Blue Gecko Family Series 1 Device Config 2
	33	EFR32BG12V	EFR32 Blue Gecko Family Series 1 Device Config 2
	37	EFR32FG12P	EFR32 Flex Gecko Family Series 1 Device Config 2
	38	EFR32FG12B	EFR32 Flex Gecko Family Series 1 Device Config 2
	39	EFR32FG12V	EFR32 Flex Gecko Family Series 1 Device Config 2
	40	EFR32MG13P	EFR32 Mighty Gecko Family Series 1 Device Config 3
	41	EFR32MG13B	EFR32 Mighty Gecko Family Series 1 Device Config 3
	42	EFR32MG13V	EFR32 Mighty Gecko Family Series 1 Device Config 3
	43	EFR32BG13P	EFR32 Blue Gecko Family Series 1 Device Config 3
	44	EFR32BG13B	EFR32 Blue Gecko Family Series 1 Device Config 3

Bit	Name	Access	Description
	45	EFR32BG13V	EFR32 Blue Gecko Family Series 1 Device Config 3
	46	EFR32ZG13P	EFR32 Zen Gecko Family Series 1 Device Config 3
	49	EFR32FG13P	EFR32 Flex Gecko Family Series 1 Device Config 3
	50	EFR32FG13B	EFR32 Flex Gecko Family Series 1 Device Config 3
	51	EFR32FG13V	EFR32 Flex Gecko Family Series 1 Device Config 3
	52	EFR32MG14P	EFR32 Mighty Gecko Family Series 1 Device Config 4
	53	EFR32MG14B	EFR32 Mighty Gecko Family Series 1 Device Config 4
	54	EFR32MG14V	EFR32 Mighty Gecko Family Series 1 Device Config 4
	55	EFR32BG14P	EFR32 Blue Gecko Family Series 1 Device Config 4
	56	EFR32BG14B	EFR32 Blue Gecko Family Series 1 Device Config 4
	57	EFR32BG14V	EFR32 Blue Gecko Family Series 1 Device Config 4
	58	EFR32ZG14P	EFR32 Zen Gecko Family Series 1 Device Config 4
	61	EFR32FG14P	EFR32 Flex Gecko Family Series 1 Device Config 4
	62	EFR32FG14B	EFR32 Flex Gecko Family Series 1 Device Config 4
	63	EFR32FG14V	EFR32 Flex Gecko Family Series 1 Device Config 4
	71	EFM32G	EFM32 Gecko Device Family
	71	G	EFM32 Gecko Device Family
	72	EFM32GG	EFM32 Giant Gecko Device Family
	72	GG	EFM32 Giant Gecko Device Family
	73	TG	EFM32 Tiny Gecko Device Family
	73	EFM32TG	EFM32 Tiny Gecko Device Family
	74	EFM32LG	EFM32 Leopard Gecko Device Family
	74	LG	EFM32 Leopard Gecko Device Family
	75	EFM32WG	EFM32 Wonder Gecko Device Family
	75	WG	EFM32 Wonder Gecko Device Family
	76	ZG	EFM32 Zero Gecko Device Family
	76	EFM32ZG	EFM32 Zero Gecko Device Family
	77	HG	EFM32 Happy Gecko Device Family
	77	EFM32HG	EFM32 Happy Gecko Device Family
	81	EFM32PG1B	EFM32 Pearl Gecko Family Series 1 Device Config 1
	83	EFM32JG1B	EFM32 Jade Gecko Family Series 1 Device Config 1
	85	EFM32PG12B	EFM32 Pearl Gecko Family Series 1 Device Config 2
	87	EFM32JG12B	EFM32 Jade Gecko Family Series 1 Device Config 2
	100	EFM32GG11B	EFM32 Giant Gecko Family Series 1 Device Config 1
	103	EFM32TG11B	EFM32 Tiny Gecko Family Series 1 Device Config 1
	106	EFM32GG12B	EFM32 Giant Gecko Family Series 1 Device Config 2
	120	EZR32LG	EZR32 Leopard Gecko Device Family

Bit	Name	Access	Description
	121	EZR32WG	EZR32 Wonder Gecko Device Family
	122	EZR32HG	EZR32 Happy Gecko Device Family
15:0	DEVICE_NUMBER	RO	Part number as unsigned integer (e.g. 233 for EFR32BG1P 233 F256GM48-B0)

4.7.12 DEVINFOREV - Device information page revision

Offset															Bi	t Po	siti	on														
0x050	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	ဝ	∞	7	9	2	4	က	2	_	0
Access		•		•							•			•			•		•	•	•	•		•			•	0	2			
																												710) 			
Name																												NEODE				
) הלי) [

Bit	Name	Access	Description
31:8	Reserved	Reserved for fut	ure use
7:0	DEVINFOREV	RO	DEVINFO layout revision as unsigned integer (initially 1)

4.7.13 EMUTEMP - EMU Temperature Calibration Information

Offset															Bi	t Po	siti	on													
0x054	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	7	10	6	8	7	9	2	4	3	7	- 0
Access																												S			
																												MOC			
Name																												EMPROOM			
																												⊢			
																												EMU			

Bit	Name	Access	Description
31:8	Reserved	Reserved for futu	ire use
7:0	EMUTEMPROOM	RO	EMU_TEMP temperature reading at room

4.7.14 ADC0CAL0 - ADC0 calibration register 0

Offset															Bi	t Po	siti	on														
0x060	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	2	4	က	7	~ C	_ >
Access		δ					2				2	•					80						2			RO						
Name					GAIN2V5					A/CTOPPOPU	GSEOFFSEIZV			A/VCTT0TTC	0E 2V						GAIN1V25					ACVET DEFORMATION OF IN	0EOFF0EI 1V2			OFFSET1V25		

Bit	Name	Access	Description
31	Reserved	Reserved for	future use
30:24	GAIN2V5	RO	Gain for 2.5V reference
23:20	NEGSEOFFSET2V5	RO	Negative single ended offset for 2.5V reference
19:16	OFFSET2V5	RO	Offset for 2.5V reference
15	Reserved	Reserved for	future use
14:8	GAIN1V25	RO	Gain for 1.25V reference
7:4	NEGSEOFFSET1V25	RO	Negative single ended offset for 1.25V reference
3:0	OFFSET1V25	RO	Offset for 1.25V reference

4.7.15 ADC0CAL1 - ADC0 calibration register 1

Offset															Bi	t Po	siti	on														
0x064	31	30	29	28	27	26	25	24	23	22	21	20	19	8	17	16	15	14	13	12	7	10	6	8	7	9	5	4	က	2	_	0
Access		08						0	2			0	2						RO		•			(2	•		RO)			
Name					GAIN5VDIFF						NEGSEOFFSEISVUIFF				- - - -						GAINVDD					i i i i	NEGSEOFFSEIVDD			OFFSETVDD		

Bit	Name	Access	Description
31	Reserved	Reserved for	future use
30:24	GAIN5VDIFF	RO	Gain for for 5V differential reference
23:20	NEGSEOFFSET5VDIFF	RO	Negative single ended offset with for 5V differential reference
19:16	OFFSET5VDIFF	RO	Offset for 5V differential reference
15	Reserved	Reserved for	future use
14:8	GAINVDD	RO	Gain for VDD reference
7:4	NEGSEOFFSETVDD	RO	Negative single ended offset for VDD reference
3:0	OFFSETVDD	RO	Offset for VDD reference

4.7.16 ADC0CAL2 - ADC0 calibration register 2

Offset															Bi	t Po	siti	on														
0x068	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	ω	7	9	5	4	က	2	_	0
Access											•																2			0	2	
Name																										OCC CECETACY OF CENTRAL CONTRACTOR CONTRACTO	1 2 V D			OFFSETOXVOD	,	

Bit	Name	Access	Description
31	Reserved	Reserved for futu	ire use
30:24	Reserved	Reserved for futu	ire use
23:20	Reserved	Reserved for futu	ire use
19:16	Reserved	Reserved for futu	ire use
15:8	Reserved	Reserved for futu	ire use
7:4	NEGSEOFFSET2XVDD	RO	Negative single ended offset for 2XVDD reference
3:0	OFFSET2XVDD	RO	Offset for 2XVDD reference

4.7.17 ADC0CAL3 - ADC0 calibration register 3

Offset															Bi	t Po	siti	on														
0x06C	33	30	59	28	27	26	25	24	23	22	21	20	19	18	17	16	15	41	13	12	7	10	6	∞	7	9	5	4	က	2	_	0
Access																							RO									
																							V25 									
Name																							AD1									
Name																							TEMPRE									
																							≥ L L									

Bit	Name	Access	Description
31:16	Reserved	Reserved for futu	ire use
15:4	TEMPREAD1V25	RO	Temperature reading at 1V25 reference
3:0	Reserved	Reserved for futu	ire use

4.7.18 HFRCOCAL0 - HFRCO Calibration Register (4 MHz)

Offset			Bit Position		
0x080	30 30 29 28	27 28 24 27 27 27 27 27 27 27 27 27 27 27 27 27	20 61 18 17 17 14 17 17 17 17 17 17 17 17 17 17 17 17 17	13 13 17 17 17 17 17 17 17 17 17 17 17 17 17	0 0 4 6 7 - 0
Access	RO	8 8 8 8 8 8 9 8 9 8 9 8 9 8 9 9 9 9 9 9	RO	RO	RO
Name	VREFTC	CLKDIV LDOHP CMPBIAS	FREQRANGE	FINETUNING	TUNING

	, - - -		
Bit	Name	Access	Description
31:28	VREFTC	RO	HFRCO Temperature Coefficient Trim on Comparator Reference
27	FINETUNINGEN	RO	HFRCO enable reference for fine tuning
26:25	CLKDIV	RO	HFRCO Clock Output Divide
24	LDOHP	RO	HFRCO LDO High Power Mode
23:21	CMPBIAS	RO	HFRCO Comparator Bias Current
20:16	FREQRANGE	RO	HFRCO Frequency Range
15:14	Reserved	Reserved for fut	ure use
13:8	FINETUNING	RO	HFRCO Fine Tuning Value
7	Reserved	Reserved for fut	ure use
6:0	TUNING	RO	HFRCO Tuning Value

4.7.19 HFRCOCAL3 - HFRCO Calibration Register (7 MHz)

Offset			Bit Position		
0x08C	330 330 239 239 239	27 28 24 27 27 27 27 27 27 27 27 27 27 27 27 27	20 61 18 17 17 14 17 17 17 17 17 17 17 17 17 17 17 17 17	13 13 17 17 17 17 17 17 17 17 17 17 17 17 17	0 0 4 6 7 - 0
Access	RO	8 8 8 8 8 8 9 8 9 8 9 8 9 8 9 9 9 9 9 9	RO	RO	RO
Name	VREFTC	CLKDIV LDOHP CMPBIAS	FREQRANGE	FINETUNING	TUNING

Bit	Name	Access	Description
31:28	VREFTC	RO	HFRCO Temperature Coefficient Trim on Comparator Reference
27	FINETUNINGEN	RO	HFRCO enable reference for fine tuning
26:25	CLKDIV	RO	HFRCO Clock Output Divide
24	LDOHP	RO	HFRCO LDO High Power Mode
23:21	CMPBIAS	RO	HFRCO Comparator Bias Current
20:16	FREQRANGE	RO	HFRCO Frequency Range
15:14	Reserved	Reserved for futu	ire use
13:8	FINETUNING	RO	HFRCO Fine Tuning Value
7	Reserved	Reserved for futu	ire use
6:0	TUNING	RO	HFRCO Tuning Value

4.7.20 HFRCOCAL6 - HFRCO Calibration Register (13 MHz)

Offset			Bit Pos	sition	
0x098	30 29 28 28	26 25 24 24	23 22 21 21 20 19 19 17 16	7 4 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	~ 0 \tau 4 \tau 0 \tau 0
Access	RO	RO RO 8	RO RO	RO	RO
Name	VREFTC	CLKDIV LDOHP	CMPBIAS	FINETUNING	TUNING

Bit	Name	Access	Description
31:28	VREFTC	RO	HFRCO Temperature Coefficient Trim on Comparator Reference
27	FINETUNINGEN	RO	HFRCO enable reference for fine tuning
26:25	CLKDIV	RO	HFRCO Clock Output Divide
24	LDOHP	RO	HFRCO LDO High Power Mode
23:21	CMPBIAS	RO	HFRCO Comparator Bias Current
20:16	FREQRANGE	RO	HFRCO Frequency Range
15:14	Reserved	Reserved for future use	
13:8	FINETUNING	RO	HFRCO Fine Tuning Value
7	Reserved	Reserved for future use	
6:0	TUNING	RO	HFRCO Tuning Value

4.7.21 HFRCOCAL7 - HFRCO Calibration Register (16 MHz)

Offset			Bit Position		
0x09C	30 30 28 28	27 28 29 25 25 23 23 23 23	20 61 18 17 17 14 17 17 17 17 17 17 17 17 17 17 17 17 17	11 11 12 13 14 15 14 15 14 15 14 15 14 15 14 15 14 15 14 15 14 15 15 16 16 16 16 16 16 16 16 16 16 16 16 16	0 0 4 6 7 - 0
Access	RO	8 8 80 80 80 80 80 80 80 80 80 80 80 80	RO	RO	RO
Name	VREFTC	CLKDIV LDOHP CMPBIAS	FREQRANGE	FINETUNING	TUNING

Bit	Name	Access	Description	
31:28	VREFTC	RO	HFRCO Temperature Coefficient Trim on Comparator Reference	
27	FINETUNINGEN	RO	HFRCO enable reference for fine tuning	
26:25	CLKDIV	RO	HFRCO Clock Output Divide	
24	LDOHP	RO	HFRCO LDO High Power Mode	
23:21	CMPBIAS	RO	HFRCO Comparator Bias Current	
20:16	FREQRANGE	RO	HFRCO Frequency Range	
15:14	Reserved	Reserved for fu	ture use	
13:8	FINETUNING	RO	HFRCO Fine Tuning Value	
7	Reserved	Reserved for fu	ture use	
6:0	TUNING	RO	HFRCO Tuning Value	

4.7.22 HFRCOCAL8 - HFRCO Calibration Register (19 MHz)

Offset			Bit Position								
0x0A0	31 30 29 28 27	26 27 23 23 23 21 21	20 19 17 17 17 17 17 17 17 17 17 17 17 17 17	13 13 17 17 17 17 17 17 17 17 17 17 17 17 17	0 0 4 6 7 - 0						
Access	S OS	8 8 8	S								
Name	VREFTC	CLKDIV LDOHP CMPBIAS	FREQRANGE	FINETUNING	TUNING						

Bit	Name	Access	Description
31:28	VREFTC	RO	HFRCO Temperature Coefficient Trim on Comparator Reference
27	FINETUNINGEN	RO	HFRCO enable reference for fine tuning
26:25	CLKDIV	RO	HFRCO Clock Output Divide
24	LDOHP	RO	HFRCO LDO High Power Mode
23:21	CMPBIAS	RO	HFRCO Comparator Bias Current
20:16	FREQRANGE	RO	HFRCO Frequency Range
15:14	Reserved	Reserved for futu	ure use
13:8	FINETUNING	RO	HFRCO Fine Tuning Value
7	Reserved	Reserved for futu	ure use
6:0	TUNING	RO	HFRCO Tuning Value

4.7.23 HFRCOCAL10 - HFRCO Calibration Register (26 MHz)

Offset															Ві	t Po	siti	on														
0x0A8	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	∞	7	9	5	4	3	2	_	0
Access			2	•	RO	0	2	RO	0. 0.<																							
Name		VBEETC	_		FINETUNINGEN	210	CLKUIV	LDOHP		CMPBIAS				FREQRANGE							F								TUNING			

Bit	Name	Access	Description
31:28	VREFTC	RO	HFRCO Temperature Coefficient Trim on Comparator Reference
27	FINETUNINGEN	RO	HFRCO enable reference for fine tuning
26:25	CLKDIV	RO	HFRCO Clock Output Divide
24	LDOHP	RO	HFRCO LDO High Power Mode
23:21	CMPBIAS	RO	HFRCO Comparator Bias Current
20:16	FREQRANGE	RO	HFRCO Frequency Range
15:14	Reserved	Reserved for futu	ire use
13:8	FINETUNING	RO	HFRCO Fine Tuning Value
7	Reserved	Reserved for futu	ire use
6:0	TUNING	RO	HFRCO Tuning Value

4.7.24 HFRCOCAL11 - HFRCO Calibration Register (32 MHz)

Offset															Ві	t Po	siti	on														
0x0AC	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	7	10	6	∞	7	9	5	4	3	7	_	0
Access			2	•	RO	0	2	RO	0.5 0.5 <th></th> <th></th>																							
Name		VBEETC.	_		FINETUNINGEN	210	CLKUIV	LDOHP		CMPBIAS				FREQRANGE							Ē								TUNING			

Bit	Name	Access	Description
31:28	VREFTC	RO	HFRCO Temperature Coefficient Trim on Comparator Reference
27	FINETUNINGEN	RO	HFRCO enable reference for fine tuning
26:25	CLKDIV	RO	HFRCO Clock Output Divide
24	LDOHP	RO	HFRCO LDO High Power Mode
23:21	CMPBIAS	RO	HFRCO Comparator Bias Current
20:16	FREQRANGE	RO	HFRCO Frequency Range
15:14	Reserved	Reserved for futu	ure use
13:8	FINETUNING	RO	HFRCO Fine Tuning Value
7	Reserved	Reserved for futu	ure use
6:0	TUNING	RO	HFRCO Tuning Value

4.7.25 HFRCOCAL12 - HFRCO Calibration Register (38 MHz)

Offset															Bi	t Po	siti	on														
0x0B0	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	∞	7	9	5	4	3	7	_	0
Access		0	2		RO	0	2	RO	0 0									•														
Name		VPEETC	_		FINETUNINGEN	2	CLKUIV	ГРОНР		CMPBIAS				FREQRANGE							F								TUNING			

Bit	Name	Access	Description
31:28	VREFTC	RO	HFRCO Temperature Coefficient Trim on Comparator Reference
27	FINETUNINGEN	RO	HFRCO enable reference for fine tuning
26:25	CLKDIV	RO	HFRCO Clock Output Divide
24	LDOHP	RO	HFRCO LDO High Power Mode
23:21	CMPBIAS	RO	HFRCO Comparator Bias Current
20:16	FREQRANGE	RO	HFRCO Frequency Range
15:14	Reserved	Reserved for fu	ture use
13:8	FINETUNING	RO	HFRCO Fine Tuning Value
7	Reserved	Reserved for fu	ture use
6:0	TUNING	RO	HFRCO Tuning Value

4.7.26 AUXHFRCOCAL0 - AUXHFRCO Calibration Register (4 MHz)

Offset															Ві	t Po	siti	on														
0x0E0	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	œ	7	9	5	4	က	7	_	0
Access			2		8		2	RO	0																							
Name		VBEETC.			FINETUNINGEN	2 2	CLKUIV	ГРОНР		CMPBIAS				FREGRANGE							Ē								TUNING			

Bit	Name	Access	Description
31:28	VREFTC	RO	AUXHFRCO Temperature Coefficient Trim on Comparator Reference
27	FINETUNINGEN	RO	AUXHFRCO enable reference for fine tuning
26:25	CLKDIV	RO	AUXHFRCO Clock Output Divide
24	LDOHP	RO	AUXHFRCO LDO High Power Mode
23:21	CMPBIAS	RO	AUXHFRCO Comparator Bias Current
20:16	FREQRANGE	RO	AUXHFRCO Frequency Range
15:14	Reserved	Reserved for futu	ıre use
13:8	FINETUNING	RO	AUXHFRCO Fine Tuning Value
7	Reserved	Reserved for futu	ire use
6:0	TUNING	RO	AUXHFRCO Tuning Value

4.7.27 AUXHFRCOCAL3 - AUXHFRCO Calibration Register (7 MHz)

Offset															Bi	t Po	siti	on														
0x0EC	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	ω	7	9	2	4	က	2	_	0
Access			2		RO		2	RO		0 0									RO	'	'											
Name		VBEETC.	_		FINETUNINGEN	2	CLAUIV	ГРОНР		CMPBIAS				FREQRANGE															TUNING			

D:4	Name	A	Description
Bit	Name	Access	Description
31:28	VREFTC	RO	AUXHFRCO Temperature Coefficient Trim on Comparator Reference
27	FINETUNINGEN	RO	AUXHFRCO enable reference for fine tuning
26:25	CLKDIV	RO	AUXHFRCO Clock Output Divide
24	LDOHP	RO	AUXHFRCO LDO High Power Mode
23:21	CMPBIAS	RO	AUXHFRCO Comparator Bias Current
20:16	FREQRANGE	RO	AUXHFRCO Frequency Range
15:14	Reserved	Reserved for futu	ire use
13:8	FINETUNING	RO	AUXHFRCO Fine Tuning Value
7	Reserved	Reserved for futu	ire use
6:0	TUNING	RO	AUXHFRCO Tuning Value

4.7.28 AUXHFRCOCAL6 - AUXHFRCO Calibration Register (13 MHz)

Offset			Bit Position		
0x0F8	31 39 29 28 27 27	25 25 25 27 23 23 24 24 24 24 24 24 24 24 24 24 24 24 24	20 19 19 17 17 14 14 14 14 14 14 14 14 14 14 14 14 14	13 13 17 17 17 17 17 17 17 17 17 17 17 17 17	0 0 4 6 7 - 0
Access	RO RO	8 8 8	NO NO	NO NO	S O
Name	VREFTC	CLKDIV LDOHP CMPBIAS	FREQRANGE	FINETUNING	TUNING

Bit	Name	Access	Description
DIL	Name	Access	Description
31:28	VREFTC	RO	AUXHFRCO Temperature Coefficient Trim on Comparator Reference
27	FINETUNINGEN	RO	AUXHFRCO enable reference for fine tuning
26:25	CLKDIV	RO	AUXHFRCO Clock Output Divide
24	LDOHP	RO	AUXHFRCO LDO High Power Mode
23:21	CMPBIAS	RO	AUXHFRCO Comparator Bias Current
20:16	FREQRANGE	RO	AUXHFRCO Frequency Range
15:14	Reserved	Reserved for futu	ure use
13:8	FINETUNING	RO	AUXHFRCO Fine Tuning Value
7	Reserved	Reserved for futu	ıre use
6:0	TUNING	RO	AUXHFRCO Tuning Value

4.7.29 AUXHFRCOCAL7 - AUXHFRCO Calibration Register (16 MHz)

Offset															Bi	t Po	siti	on														
0x0FC	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	5	4	3	7	_	0
Access		٥	2	•	RO	0	2	RO		RO				RO								2							RO		'	
Name		VEETC	-		FINETUNINGEN	2	CLAUIV	LDOHP		CMPBIAS				FREQRANGE								20							TUNING			

Bit	Name	Access	Description
31:28	VREFTC	RO	AUXHFRCO Temperature Coefficient Trim on Comparator Reference
27	FINETUNINGEN	RO	AUXHFRCO enable reference for fine tuning
26:25	CLKDIV	RO	AUXHFRCO Clock Output Divide
24	LDOHP	RO	AUXHFRCO LDO High Power Mode
23:21	CMPBIAS	RO	AUXHFRCO Comparator Bias Current
20:16	FREQRANGE	RO	AUXHFRCO Frequency Range
15:14	Reserved	Reserved for fut	ure use
13:8	FINETUNING	RO	AUXHFRCO Fine Tuning Value
7	Reserved	Reserved for fut	ure use
6:0	TUNING	RO	AUXHFRCO Tuning Value

4.7.30 AUXHFRCOCAL8 - AUXHFRCO Calibration Register (19 MHz)

Offset															Ві	t Po	siti	on														
0x100	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	ω	7	9	5	4	က	2	_	0
Access			2		8		2	RO		8			•	8		•		•		•	C	2		•			1		RO		'	
Name		VBEETC.	_		FINETUNINGEN	2	CLAUIV	ГРОНР		CMPBIAS				FREGRANGE															TUNING			

Bit	Name	Access	Description
31:28	VREFTC	RO	AUXHFRCO Temperature Coefficient Trim on Comparator Reference
27	FINETUNINGEN	RO	AUXHFRCO enable reference for fine tuning
26:25	CLKDIV	RO	AUXHFRCO Clock Output Divide
24	LDOHP	RO	AUXHFRCO LDO High Power Mode
23:21	CMPBIAS	RO	AUXHFRCO Comparator Bias Current
20:16	FREQRANGE	RO	AUXHFRCO Frequency Range
15:14	Reserved	Reserved for futu	re use
13:8	FINETUNING	RO	AUXHFRCO Fine Tuning Value
7	Reserved	Reserved for futu	re use
6:0	TUNING	RO	AUXHFRCO Tuning Value

4.7.31 AUXHFRCOCAL10 - AUXHFRCO Calibration Register (26 MHz)

Offset															Ві	t Po	siti	on														
0x108	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	∞	7	9	5	4	3	2	_	0
Access			2	•	RO	0	2	RO		RO				8		•						2							RO			
Name		VBEETC	_		FINETUNINGEN	210	CLKUIV	LDOHP		CMPBIAS				FREQRANGE							Ē								TUNING			

Bit	Name	Access	Description
31:28	VREFTC	RO	AUXHFRCO Temperature Coefficient Trim on Comparator Reference
27	FINETUNINGEN	RO	AUXHFRCO enable reference for fine tuning
26:25	CLKDIV	RO	AUXHFRCO Clock Output Divide
24	LDOHP	RO	AUXHFRCO LDO High Power Mode
23:21	CMPBIAS	RO	AUXHFRCO Comparator Bias Current
20:16	FREQRANGE	RO	AUXHFRCO Frequency Range
15:14	Reserved	Reserved for futu	ire use
13:8	FINETUNING	RO	AUXHFRCO Fine Tuning Value
7	Reserved	Reserved for futu	ire use
6:0	TUNING	RO	AUXHFRCO Tuning Value

4.7.32 AUXHFRCOCAL11 - AUXHFRCO Calibration Register (32 MHz)

Offset															Ві	t Po	siti	on														
0x10C	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	∞	7	9	5	4	3	7	_	0
Access			2	•	RO	0	2	RO		RO				8		•						2							RO			
Name		VBEETC.	_		FINETUNINGEN	210	CLKUIV	LDOHP		CMPBIAS				FREQRANGE							F								TUNING			

Bit	Name	Access	Description
31:28	VREFTC	RO	AUXHFRCO Temperature Coefficient Trim on Comparator Reference
27	FINETUNINGEN	RO	AUXHFRCO enable reference for fine tuning
26:25	CLKDIV	RO	AUXHFRCO Clock Output Divide
24	LDOHP	RO	AUXHFRCO LDO High Power Mode
23:21	CMPBIAS	RO	AUXHFRCO Comparator Bias Current
20:16	FREQRANGE	RO	AUXHFRCO Frequency Range
15:14	Reserved	Reserved for futu	ire use
13:8	FINETUNING	RO	AUXHFRCO Fine Tuning Value
7	Reserved	Reserved for futu	ire use
6:0	TUNING	RO	AUXHFRCO Tuning Value

4.7.33 AUXHFRCOCAL12 - AUXHFRCO Calibration Register (38 MHz)

Offset		Bit Po	sition	
0x110	30 30 29 28 27 27 26 26 26 26	24 22 23 23 13 14 19 19 19 19 19 19 19 19 19 19 19 19 19	15 14 17 17 18 17 19 19 19 19 19 19 19 19 19 19 19 19 19	0 ω π 7 π 0 0
Access	8 8 8 8 8 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9	0	RO	RO
Name	VREFTC FINETUNINGEN CLKDIV	LDOHP CMPBIAS FREQRANGE	FINETUNING	TUNING

		•	
Bit	Name	Access	Description
31:28	VREFTC	RO	AUXHFRCO Temperature Coefficient Trim on Comparator Reference
27	FINETUNINGEN	RO	AUXHFRCO enable reference for fine tuning
26:25	CLKDIV	RO	AUXHFRCO Clock Output Divide
24	LDOHP	RO	AUXHFRCO LDO High Power Mode
23:21	CMPBIAS	RO	AUXHFRCO Comparator Bias Current
20:16	FREQRANGE	RO	AUXHFRCO Frequency Range
15:14	Reserved	Reserved for futu	ire use
13:8	FINETUNING	RO	AUXHFRCO Fine Tuning Value
7	Reserved	Reserved for futu	ire use
6:0	TUNING	RO	AUXHFRCO Tuning Value

4.7.34 VMONCAL0 - VMON Calibration Register 0

Offset	Bit Position												
0x140	30 30 29 28	27 26 25 24	23 22 23 20 20	19 19 16 16	7 4 5 4 5 5 6 7 7 8 8 9 10	11 0 8	7 6 4	e 2 t 0					
Access	RO	RO	RO	RO	RO	RO	RO	RO					
Name	ALTAVDD2V98THRESCOARSE	ALTAVDD2V98THRESFINE	ALTAVDD1V86THRESCOARSE	ALTAVDD1V86THRESFINE	AVDD2V98THRESCOARSE	AVDD2V98THRESFINE	AVDD1V86THRESCOARSE	AVDD1V86THRESFINE					

Bit	Name	Access	Description
31:28	ALTAVDD2V98THRESCOARSE	RO	ALTAVDD 2.98 V Coarse Threshold Adjust
27:24	ALTAVDD2V98THRESFINE	RO	ALTAVDD 2.98 V Fine Threshold Adjust
23:20	ALTAVDD1V86THRESCOARSE	RO	ALTAVDD 1.86 V Coarse Threshold Adjust
19:16	ALTAVDD1V86THRESFINE	RO	ALTAVDD 1.86 V Fine Threshold Adjust
15:12	AVDD2V98THRESCOARSE	RO	AVDD 2.98 V Coarse Threshold Adjust
11:8	AVDD2V98THRESFINE	RO	AVDD 2.98 V Fine Threshold Adjust
7:4	AVDD1V86THRESCOARSE	RO	AVDD 1.86 V Coarse Threshold Adjust
3:0	AVDD1V86THRESFINE	RO	AVDD 1.86 V Fine Threshold Adjust

4.7.35 VMONCAL1 - VMON Calibration Register 1

Offset	Bit Position																															
0x144	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	ω	7	9	5	4	က	2	_	0
Access			2			0	2			2	2			0	2				2				2				2					
Name			1002 V 90 1117 E 90 0 0 1			INI324DESEINE				IO01V86THRESCOARSE				10041/86TUDESEINE	100 1 000 II IVE				DVDDZV981 HRESCOAKSE				DVDD2V981HRESFINE				DVDD1V861HRESCOARSE			DVDD4V86THPESEINE		

Bit	Name	Access	Description
31:28	IO02V98THRESCOARSE	RO	IO0 2.98 V Coarse Threshold Adjust
27:24	IO02V98THRESFINE	RO	IO0 2.98 V Fine Threshold Adjust
23:20	IO01V86THRESCOARSE	RO	IO0 1.86 V Coarse Threshold Adjust
19:16	IO01V86THRESFINE	RO	IO0 1.86 V Fine Threshold Adjust
15:12	DVDD2V98THRESCOARSE	RO	DVDD 2.98 V Coarse Threshold Adjust
11:8	DVDD2V98THRESFINE	RO	DVDD 2.98 V Fine Threshold Adjust
7:4	DVDD1V86THRESCOARSE	RO	DVDD 1.86 V Coarse Threshold Adjust
3:0	DVDD1V86THRESFINE	RO	DVDD 1.86 V Fine Threshold Adjust

4.7.36 VMONCAL2 - VMON Calibration Register 2

Offset	Bit Position												
0x148	330 29 28	27 26 25 24 23 23 23 20 20 20 20 20 20 20 20 20 20 20 20 20	01 81 17 19 19 19	8 0 17	7 6 4	0 1 2 3							
Access	RO	8 O	8 O O O	RO	RO	RO							
Name	FVDD2V98THRESCOARSE	FVDD2V98THRESFINE FVDD1V86THRESCOARSE	FVDD1V86THRESFINE PAVDD2V98THRESCOARSE	PAVDD2V98THRESFINE	PAVDD1V86THRESCOARSE	PAVDD1V86THRESFINE							

Bit	Name	Access	Description
31:28	FVDD2V98THRESCOARSE	RO	FVDD 2.98 V Coarse Threshold Adjust
27:24	FVDD2V98THRESFINE	RO	FVDD 2.98 V Fine Threshold Adjust
23:20	FVDD1V86THRESCOARSE	RO	FVDD 1.86 V Coarse Threshold Adjust
19:16	FVDD1V86THRESFINE	RO	FVDD 1.86 V Fine Threshold Adjust
15:12	PAVDD2V98THRESCOARSE	RO	PAVDD 2.98 V Coarse Threshold Adjust
11:8	PAVDD2V98THRESFINE	RO	PAVDD 2.98 V Fine Threshold Adjust
7:4	PAVDD1V86THRESCOARSE	RO	PAVDD 1.86 V Coarse Threshold Adjust
3:0	PAVDD1V86THRESFINE	RO	PAVDD 1.86 V Fine Threshold Adjust

4.7.37 IDAC0CAL0 - IDAC0 Calibration Register 0

Offset	Bit Position											
0x158	31 30 29 28 27 27 26 26 27 27	23 22 21 20 20 10 11 17 17	6 9 9 8	L 0								
Access	RO	RO	RO	RO								
Name	SOURCERANGE3TUNING	SOURCERANGE2TUNING	SOURCERANGE1TUNING	SOURCERANGE0TUNING								

Bit	Name	Access	Description
31:24	SOURCERANGE3TUNING	RO	Calibrated middle step (16) of current source mode range 3
23:16	SOURCERANGE2TUNING	RO	Calibrated middle step (16) of current source mode range 2
15:8	SOURCERANGE1TUNING	RO	Calibrated middle step (16) of current source mode range 1
7:0	SOURCERANGE0TUNING	RO	Calibrated middle step (16) of current source mode range 0

4.7.38 IDAC0CAL1 - IDAC0 Calibration Register 1

Offset		Bit Position													
0x15C	31 30 29 28 27 27 26 25 24	23 22 22 21 20 20 19 17 16	6 0 0 0 8	L 0											
Access	RO	RO	RO	RO											
Name	SINKRANGE3TUNING	SINKRANGE2TUNING	SINKRANGE1TUNING	SINKRANGEOTUNING											

Bit	Name	Access	Description
31:24	SINKRANGE3TUNING	RO	Calibrated middle step (16) of current sink mode range 3
23:16	SINKRANGE2TUNING	RO	Calibrated middle step (16) of current sink mode range 2
15:8	SINKRANGE1TUNING	RO	Calibrated middle step (16) of current sink mode range 1
7:0	SINKRANGE0TUNING	RO	Calibrated middle step (16) of current sink mode range 0

4.7.39 DCDCLNVCTRL0 - DCDC Low-noise VREF Trim Register 0

Offset		Bit Position																														
0x168	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	7	10	တ	œ	7	9	2	4	က	2	_	0
Access	8 8										RO								S O													
Name	3V0LNATT1 F													ATTAIN 1971	I VOLIMAL I U							OTTAIN IC/VE	0 12 17 10									

Bit	Name	Access	Description
31:24	3V0LNATT1	RO	DCDC LNVREF Trim for 3.0V output, LNATT=1
23:16	1V8LNATT1	RO	DCDC LNVREF Trim for 1.8V output, LNATT=1
15:8	1V8LNATT0	RO	DCDC LNVREF Trim for 1.8V output, LNATT=0
7:0	1V2LNATT0	RO	DCDC LNVREF Trim for 1.2V output, LNATT=0

4.7.40 DCDCLPVCTRL0 - DCDC Low-power VREF Trim Register 0

Offset	Bit Position												
0x16C	31 30 29 28 27 27 26 26 27 27 27	23 22 22 20 19 17 17 16	4 7 7 7 7 7 7 7 7 7 7 8	V 0 0 4 8 0 T O									
Access	S S	RO	RO	RO									
Name	1V8LPATT0LPCMPBIAS1	1V2LPATT0LPCMPBIAS1	1V8LPATT0LPCMPBIAS0	1V2LPATT0LPCMPBIAS0									

Bit	Name	Access	Description
31:24	1V8LPATT0LPCMPBIAS1	RO	DCDC LPVREF Trim for 1.8V output, LPATT=0, LPCMPBIAS=1
23:16	1V2LPATT0LPCMPBIAS1	RO	DCDC LPVREF Trim for 1.2V output, LPATT=0, LPCMPBIAS=1
15:8	1V8LPATT0LPCMPBIAS0	RO	DCDC LPVREF Trim for 1.8V output, LPATT=0, LPCMPBIAS=0
7:0	1V2LPATT0LPCMPBIAS0	RO	DCDC LPVREF Trim for 1.2V output, LPATT=0, LPCMPBIAS=0

4.7.41 DCDCLPVCTRL1 - DCDC Low-power VREF Trim Register 1

Offset	Bit Position												
0x170	31 30 29 28 27 27 26 26 27 27	23 22 21 20 20 19 19 17 17	6 9 9 8	L 0 0 4 0 0 1 0									
Access	RO	RO	RO	RO									
Name	1V8LPATT0LPCMPBIAS3	1V2LPATT0LPCMPBIAS3	1V8LPATT0LPCMPBIAS2	1V2LPATT0LPCMPBIAS2									

Bit	Name	Access	Description
31:24	1V8LPATT0LPCMPBIAS3	RO	DCDC LPVREF Trim for 1.8V output, LPATT=0, LPCMPBIAS=3
23:16	1V2LPATT0LPCMPBIAS3	RO	DCDC LPVREF Trim for 1.2V output, LPATT=0, LPCMPBIAS=3
15:8	1V8LPATT0LPCMPBIAS2	RO	DCDC LPVREF Trim for 1.8V output, LPATT=0, LPCMPBIAS=2
7:0	1V2LPATT0LPCMPBIAS2	RO	DCDC LPVREF Trim for 1.2V output, LPATT=0, LPCMPBIAS=2

4.7.42 DCDCLPVCTRL2 - DCDC Low-power VREF Trim Register 2

Offset	Bit Position												
0x174	31 30 29 28 27 27 26 25 27	23 22 21 20 20 19 18 17 16	4 1 4 1 4 1 4 1 4 1 4 1 4 1 4 1 4 1 4 1 4 1 4 1 5 1 6 1 8 1 8 1 8 1 9 1 1 1 2 1 2 1 2 <th colspan="5">L 0 0 4 8 0 1 0</th>	L 0 0 4 8 0 1 0									
Access	8	S O	RO	RO									
Name	3V0LPATT1LPCMPBIAS1	1V8LPATT1LPCMPBIAS1	3V0LPATT1LPCMPBIAS0	1V8LPATT1LPCMPBIAS0									

Bit	Name	Access	Description
31:24	3V0LPATT1LPCMPBIAS1	RO	DCDC LPVREF Trim for 3.0V output, LPATT=1, LPCMPBIAS=1
23:16	1V8LPATT1LPCMPBIAS1	RO	DCDC LPVREF Trim for 1.8V output, LPATT=1, LPCMPBIAS=1
15:8	3V0LPATT1LPCMPBIAS0	RO	DCDC LPVREF Trim for 3.0V output, LPATT=1, LPCMPBIAS=0
7:0	1V8LPATT1LPCMPBIAS0	RO	DCDC LPVREF Trim for 1.8V output, LPATT=1, LPCMPBIAS=0

4.7.43 DCDCLPVCTRL3 - DCDC Low-power VREF Trim Register 3

Offset		Bit Position																														
0x178	31 30 30 30 30 27 27 27 28 29 29 29 20 20 20 20 20 20 20 20 20 20 20 20 20								23	22	21	20	19	18	17	16	15	41	13	12	7	10	ဝ	∞	7	9	5	4	က	2	_	0
Access	S O										RO							RO						RO								
Name	3V0LPATT1LPCMPBIAS3 R									_								4	3VULPAI I ILPUMPBIASZ							1//8 DATT4 DCMBBIAS2						

Bit	Name	Access	Description
31:24	3V0LPATT1LPCMPBIAS3	RO	DCDC LPVREF Trim for 3.0V output, LPATT=1, LPCMPBIAS=3
23:16	1V8LPATT1LPCMPBIAS3	RO	DCDC LPVREF Trim for 1.8V output, LPATT=1, LPCMPBIAS=3
15:8	3V0LPATT1LPCMPBIAS2	RO	DCDC LPVREF Trim for 3.0V output, LPATT=1, LPCMPBIAS=3
7:0	1V8LPATT1LPCMPBIAS2	RO	DCDC LPVREF Trim for 1.8V output, LPATT=1, LPCMPBIAS=2

4.7.44 DCDCLPCMPHYSSEL0 - DCDC LPCMPHYSSEL Trim Register 0

Offset		Bit Position																														
0x17C	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	œ	7	9	5	4	က	2	-	0
Access		•			•		•			•						•				(2						•		2			
Name																												TTAG LITOON	LPCMPHYSSELLPALIO			

Bit	Name	Access	Description
31:16	Reserved	Reserved for futu	ire use
15:8	LPCMPHYSSELLPATT1	RO	DCDC LPCMPHYSSEL Trim, LPATT=1
7:0	LPCMPHYSSELLPATT0	RO	DCDC LPCMPHYSSEL Trim, LPATT=0

4.7.45 DCDCLPCMPHYSSEL1 - DCDC LPCMPHYSSEL Trim Register 1

Offset	Bit Position												
0x180	31 30 29 28 27 27 26 26 27 27	23 22 22 21 20 119 149 149 149 149 149 149 149 149 149	4 7 7 7 7 7 7 7 7 7 7 8	r 0 0 4 m 0 t 0									
Access	RO	RO	RO	RO									
Name	LPCMPHYSSELLPCMPBIAS3	LPCMPHYSSELLPCMPBIAS2	LPCMPHYSSELLPCMPBIAS1	LPCMPHYSSELLPCMPBIAS0									

Bit	Name	Access	Description
31:24	LPCMPHYSSELLPCMPBIAS3	RO	DCDC LPCMPHYSSEL Trim, LPCMPBIAS=3
23:16	LPCMPHYSSELLPCMPBIAS2	RO	DCDC LPCMPHYSSEL Trim, LPCMPBIAS=2
15:8	LPCMPHYSSELLPCMPBIAS1	RO	DCDC LPCMPHYSSEL Trim, LPCMPBIAS=1
7:0	LPCMPHYSSELLPCMPBIAS0	RO	DCDC LPCMPHYSSEL Trim, LPCMPBIAS=0

4.7.46 VDAC0MAINCAL - VDAC0 Cals for Main Path

Offset															Bi	t Po	siti	on														
0x184	31	30	29	28	27	26	25	24	23	22	21	20	19	8	17	16	15	14	13	12	=	10	6	~	2	- 9	5	4	r (*	2	-	0
Access					0	2					0	2					0	2						RO						RO		
Name					CAINEDETEIMAACANAEYTEIN						CAINEDETEIMOVE						CAINED BTD IM 17/25							GAINERRTRIM2V5LN						GAINERRTRIM1V25LN		

Bit	Name	Access	Description
31:30	Reserved	Reserved for futu	re use
29:24	GAINERRTRIMVDDANAEXTPIN	RO	Gain Error Trim Value for DAC main output using references VDDANA and EXTPIN
23:18	GAINERRTRIM2V5	RO	Gain Error Trim Value for DAC main output using reference 2V5
17:12	GAINERRTRIM1V25	RO	Gain Error Trim Value for DAC main output using reference 1V25
11:6	GAINERRTRIM2V5LN	RO	Gain Error Trim Value for DAC main output using reference 2V5LN
5:0	GAINERRTRIM1V25LN	RO	Gain Error Trim Value for DAC main output using reference 1V25LN

4.7.47 VDAC0ALTCAL - VDAC0 Cals for Alternate Path

Offset															Bit	t Po	sitio	on														
0x188	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	7	10	6	8	7	. 9	5	4	3	2	_	0
Access						2						2					2	2					(2						RO		
Name					TINDENTITED						TIVE STATE OF THE	GALIVERA					GAINEBRTRIM1V25AIT							GAINERRIRIMZVSLNALI						GAINERRTRIM1V25LNALT		

Bit	Name	Access	Description
31:30	Reserved	Reserved for futu	re use
29:24	GAINERRTRIMVDDANAEXTPI- NALT	RO	Gain Error Trim Value for DAC alternative output using references VDDANA and EXTPIN
23:18	GAINERRTRIM2V5ALT	RO	Gain Error Trim Value for DAC alternative output using reference 2V5
17:12	GAINERRTRIM1V25ALT	RO	Gain Error Trim Value for DAC alternative output using reference 1V25
11:6	GAINERRTRIM2V5LNALT	RO	Gain Error Trim Value for DAC alternative output using reference 2V5LN
5:0	GAINERRTRIM1V25LNALT	RO	Gain Error Trim Value for DAC alternative output using reference 1V25LN

4.7.48 VDAC0CH1CAL - VDAC0 CH1 Error Cal

Offset															Bi	it Po	siti	on														
0x18C	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	5	4	က	2	_	0
Access		•	•		•					•					•	•				•		(2			<u> </u>	2	•			RO	
Name																							GAINERRI RIMCH1B			10011414					OFFSETTRIM	

				<u> </u>			
Bit	Name	Access	Description				
31:12	Reserved	Reserved for	future use				
11:8	GAINERRTRIMCH1B	RO	Gain Error Trim Va	lue for Channel	1 for reference	s 2V	5LN, 2V5
7:4	GAINERRTRIMCH1A	RO	Gain Error Trim Va 1V25, VDDANA, E		1 for reference	s 1V2	25LN,
3	Reserved	Reserved for	future use				
2:0	OFFSETTRIM	RO	Input Buffer Offset	Calibration Valu	ue for all DAC re	efere	nces

4.7.49 OPA0CAL0 - OPA0 Calibration Register for DRIVESTRENGTH 0, INCBW=1

Offset															Bi	t Po	siti	on														
0x190	31	30	29	28	27	26	25	24	23	22	21	20	19	8	17	16	15	4	13	12	7	10	6	8	7	9	5	4	က	2	1	0
Access				RO						RO		•		0	2			RO			0	2			0	2				0	2	
Name				OFFSETN						OFFSETP				C A	SINIS			GM			CM3	2 2			CMO) N					- - - - -	

Bit	Name	Access	Description
31	Reserved	Reserved for futu	ire use
30:26	OFFSETN	RO	OPA Inverting Input Offset Configuration Value.
25	Reserved	Reserved for futu	ire use
24:20	OFFSETP	RO	OPA Non-Inverting Input Offset Configuration Value.
19	Reserved	Reserved for futu	ire use
18:17	GM3	RO	Gm3 Trim Value
16	Reserved	Reserved for futu	re use
15:13	GM	RO	Gm Trim Value
12	Reserved	Reserved for futu	ire use
11:10	CM3	RO	Compensation cap Cm3 trim value
9	Reserved	Reserved for futu	ire use
8:5	CM2	RO	Compensation cap Cm2 trim value
4	Reserved	Reserved for futu	ire use
3:0	CM1	RO	Compensation cap Cm1 trim value
·			

4.7.50 OPA0CAL1 - OPA0 Calibration Register for DRIVESTRENGTH 1, INCBW=1

Offset															Bi	t Po	siti	on														
0x194	31	30	29	28	27	26	25	24	23	22	21	20	19	8	17	16	15	14	13	12	11	10	6	8	7	9	5	4	က	2	_	0
Access				80	•					RO				0	2			RO			0	2			0	2	•			0	2	
Name				OFFSETN						OFFSETP				CP4	SIND			ВМ			CM3	2			CMO	2 2 2				77	<u>-</u>	

Bit	Name	Access	Description
31	Reserved	Reserved for futt	ure use
30:26	OFFSETN	RO	OPA Inverting Input Offset Configuration Value.
25	Reserved	Reserved for futt	ure use
24:20	OFFSETP	RO	OPA Non-Inverting Input Offset Configuration Value.
19	Reserved	Reserved for fut	ure use
18:17	GM3	RO	Gm3 Trim Value
16	Reserved	Reserved for fut	ure use
15:13	GM	RO	Gm Trim Value
12	Reserved	Reserved for fut	ure use
11:10	CM3	RO	Compensation cap Cm3 trim value
9	Reserved	Reserved for fut	ure use
8:5	CM2	RO	Compensation cap Cm2 trim value
4	Reserved	Reserved for fut	ure use
3:0	CM1	RO	Compensation cap Cm1 trim value

4.7.51 OPA0CAL2 - OPA0 Calibration Register for DRIVESTRENGTH 2, INCBW=1

Offset															Bi	t Po	siti	on														
0x198	31	30	29	28	27	26	25	24	23	22	21	20	19	8	17	16	15	14	13	12	7	10	6	8	7	9	5	4	က	2	_	0
Access				80	•					RO				0	2			8	•		0	2			0	2	•			0	2	
Name				OFFSETN						OFFSETP				CP4	SINIS			GM			6143	2			CMO	2 2 2				77	- - - -	

Bit	Name	Access	Description
31	Reserved	Reserved for futu	ire use
30:26	OFFSETN	RO	OPA Inverting Input Offset Configuration Value.
25	Reserved	Reserved for futu	ire use
24:20	OFFSETP	RO	OPA Non-Inverting Input Offset Configuration Value.
19	Reserved	Reserved for futu	ire use
18:17	GM3	RO	Gm3 Trim Value
16	Reserved	Reserved for futu	ire use
15:13	GM	RO	Gm Trim Value
12	Reserved	Reserved for futu	ire use
11:10	CM3	RO	Compensation cap Cm3 trim value
9	Reserved	Reserved for futu	ire use
8:5	CM2	RO	Compensation cap Cm2 trim value
4	Reserved	Reserved for futu	ire use
3:0	CM1	RO	Compensation cap Cm1 trim value

4.7.52 OPA0CAL3 - OPA0 Calibration Register for DRIVESTRENGTH 3, INCBW=1

Offset															Bi	t Po	siti	on														
0x19C	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	11	10	ဝ	8	7	9	5	4	က	2	_	0
Access				80	•					RO	•			5	2			RO			0	2			0	2	•			0	2	
Name				OFFSETN						OFFSETP				2	SINIS			ВМ			CM3	2			CMO	O NA					5	

Bit	Name	Access	Description
31	Reserved	Reserved for futu	ure use
30:26	OFFSETN	RO	OPA Inverting Input Offset Configuration Value.
0.5			
25	Reserved	Reserved for futu	ire use
24:20	OFFSETP	RO	OPA Non-Inverting Input Offset Configuration Value.
19	Reserved	Reserved for futu	ure use
18:17	GM3	RO	Gm3 Trim Value
16	Reserved	Reserved for futu	ure use
15:13	GM	RO	Gm Trim Value
12	Reserved	Reserved for futu	ure use
11:10	CM3	RO	Compensation cap Cm3 trim value
9	Reserved	Reserved for futu	ure use
8:5	CM2	RO	Compensation cap Cm2 trim value
4	Reserved	Reserved for futu	ure use
3:0	CM1	RO	Compensation cap Cm1 trim value

4.7.53 OPA1CAL0 - OPA1 Calibration Register for DRIVESTRENGTH 0, INCBW=1

Offset															Bi	t Po	siti	on														
0x1A0	31	30	29	28	27	26	25	24	23	22	21	20	19	8	17	16	15	41	13	12	7	10	6	8	7	9	5	4	က	2	_	0
Access		02								RO				0	2			RO			0	2			0	2	•			2	2	
Name				OFFSETN						OFFSETP				C A	2 2 2			GM			CM3	2			CM2	2				Z.	- - - - -	

Bit	Name	Access	Description
31	Reserved	Reserved for futu	ire use
30:26	OFFSETN	RO	OPA Inverting Input Offset Configuration Value.
25	Reserved	Reserved for futu	ire use
24:20	OFFSETP	RO	OPA Non-Inverting Input Offset Configuration Value.
19	Reserved	Reserved for futu	ire use
18:17	GM3	RO	Gm3 Trim Value
16	Reserved	Reserved for futu	ire use
15:13	GM	RO	Gm Trim Value
12	Reserved	Reserved for futu	ire use
11:10	CM3	RO	Compensation cap Cm3 trim value
9	Reserved	Reserved for futu	ire use
8:5	CM2	RO	Compensation cap Cm2 trim value
4	Reserved	Reserved for futu	ire use
3:0	CM1	RO	Compensation cap Cm1 trim value

4.7.54 OPA1CAL1 - OPA1 Calibration Register for DRIVESTRENGTH 1, INCBW=1

Offset															Bi	t Po	siti	on														
0x1A4	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	41	13	12	11	10	6	8	7	9	5	4	က	2	_	0
Access			•	80	•					RO	•			5	2			8	•		٥	2			0	2	•			0	2	
Name				OFFSETN						OFFSETP				2	SINIS			ВМ			CM3	2			CMO	O N					5	

Bit	Name	Access	Description
31	Reserved	Reserved for futu	ire use
30:26	OFFSETN	RO	OPA Inverting Input Offset Configuration Value.
25	Reserved	Reserved for futu	ire use
24:20	OFFSETP	RO	OPA Non-Inverting Input Offset Configuration Value.
19	Reserved	Reserved for futu	ure use
18:17	GM3	RO	Gm3 Trim Value
16	Reserved	Reserved for futu	ire use
15:13	GM	RO	Gm Trim Value
12	Reserved	Reserved for futu	ire use
11:10	CM3	RO	Compensation cap Cm3 trim value
9	Reserved	Reserved for futu	ure use
8:5	CM2	RO	Compensation cap Cm2 trim value
4	Reserved	Reserved for futu	ure use
3:0	CM1	RO	Compensation cap Cm1 trim value
· · · · · · · · · · · · · · · · · · ·		·	

4.7.55 OPA1CAL2 - OPA1 Calibration Register for DRIVESTRENGTH 2, INCBW=1

Offset															Bi	t Po	siti	on														
0x1A8	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	ဝ	8	7	9	5	4	က	2	_	0
Access			•	80	•					RO	•			5	2			RO			0	2			0	2	•			0	2	
Name				OFFSETN						OFFSETP				2	SINIS			ВМ			CM3	2			CMO	O N					5	

Bit	Name	Access	Description
31	Reserved	Reserved for futu	ure use
30:26	OFFSETN	RO	OPA Inverting Input Offset Configuration Value.
0.5			
25	Reserved	Reserved for futu	ire use
24:20	OFFSETP	RO	OPA Non-Inverting Input Offset Configuration Value.
19	Reserved	Reserved for futu	ure use
18:17	GM3	RO	Gm3 Trim Value
16	Reserved	Reserved for futu	ure use
15:13	GM	RO	Gm Trim Value
12	Reserved	Reserved for futu	ure use
11:10	CM3	RO	Compensation cap Cm3 trim value
9	Reserved	Reserved for futu	ure use
8:5	CM2	RO	Compensation cap Cm2 trim value
4	Reserved	Reserved for futu	ure use
3:0	CM1	RO	Compensation cap Cm1 trim value

4.7.56 OPA1CAL3 - OPA1 Calibration Register for DRIVESTRENGTH 3, INCBW=1

Offset															Bi	t Po	siti	on														
0x1AC	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	41	13	12	7	10	6	8	7	9	5	4	က	2	_	0
Access		80								RO					2			RO			00	2			0	2				S S	2	
Name				OFFSETN						OFFSETP				CV4				GM			CM3	2			CM2	2				Z.	- - - - -	

Bit	Name	Access	Description
31	Reserved	Reserved for futt	ure use
30:26	OFFSETN	RO	OPA Inverting Input Offset Configuration Value.
25	Reserved	Reserved for futt	ure use
24:20	OFFSETP	RO	OPA Non-Inverting Input Offset Configuration Value.
19	Reserved	Reserved for fut	ure use
18:17	GM3	RO	Gm3 Trim Value
16	Reserved	Reserved for fut	ure use
15:13	GM	RO	Gm Trim Value
12	Reserved	Reserved for fut	ure use
11:10	CM3	RO	Compensation cap Cm3 trim value
9	Reserved	Reserved for fut	ure use
8:5	CM2	RO	Compensation cap Cm2 trim value
4	Reserved	Reserved for fut	ure use
3:0	CM1	RO	Compensation cap Cm1 trim value

4.7.57 OPA0CAL4 - OPA0 Calibration Register for DRIVESTRENGTH 0, INCBW=0

Offset															Bi	t Po	siti	on														
0x1D0	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	11	10	6	8	7	9	2	4	3	2	_	0
Access			•	8	1				•	RO	1			6	2			8	•		0	2			2	2				2	2	
Name				OFFSETN						OFFSETP				2	SING			ВМ			CM3	2			CM2	O VI				ZM2	- - - - -	

Bit	Name	Access	Description
31	Reserved	Reserved for futu	ure use
30:26	OFFSETN	RO	OPA Inverting Input Offset Configuration Value.
0.5			
25	Reserved	Reserved for futu	ire use
24:20	OFFSETP	RO	OPA Non-Inverting Input Offset Configuration Value.
19	Reserved	Reserved for futu	ure use
18:17	GM3	RO	Gm3 Trim Value
16	Reserved	Reserved for futu	ure use
15:13	GM	RO	Gm Trim Value
12	Reserved	Reserved for futu	ure use
11:10	CM3	RO	Compensation cap Cm3 trim value
9	Reserved	Reserved for futu	ure use
8:5	CM2	RO	Compensation cap Cm2 trim value
4	Reserved	Reserved for futu	ure use
3:0	CM1	RO	Compensation cap Cm1 trim value

4.7.58 OPA0CAL5 - OPA0 Calibration Register for DRIVESTRENGTH 1, INCBW=0

Offset	Bit Position																															
0x1D4	31	30	29	28	27	26	25	24	23	22	21	20	19	8	17	16	15	14	13	12	7	10	6	8	7	9	5	4	က	2	1	0
Access			RO O				0	2		RO			0	80		RO		2			RO											
Name	OFFSETN						OFFSETP				C A	SINIS		GM			CM3	2									- - - - -					

Bit	Name	Access	Description
31	Reserved	Reserved for futu	re use
30:26	OFFSETN	RO	OPA Inverting Input Offset Configuration Value.
25	Reserved	Reserved for futu	re use
24:20	OFFSETP	RO	OPA Non-Inverting Input Offset Configuration Value.
19	Reserved	Reserved for futu	re use
18:17	GM3	RO	Gm3 Trim Value
16	Reserved	Reserved for futu	re use
15:13	GM	RO	Gm Trim Value
12	Reserved	Reserved for futu	re use
11:10	CM3	RO	Compensation cap Cm3 trim value
9	Reserved	Reserved for futu	re use
8:5	CM2	RO	Compensation cap Cm2 trim value
4	Reserved	Reserved for futu	re use
3:0	CM1	RO	Compensation cap Cm1 trim value

4.7.59 OPA0CAL6 - OPA0 Calibration Register for DRIVESTRENGTH 2, INCBW=0

Offset	Bit Position																															
0x1D8	31	30	29	28	27	26	25	24	23	22	21	20	19	8	17	16	15	14	13	12	7	10	6	8	7	9	5	4	က	2	_	0
Access				RO				RO				0	2		RO			0	RO			0	RO				RO					
Name	OFFSETN						OFFSETP				CP4	SINIS		WB			6143	2								77	- - - -					

Bit	Name	Access	Description
31	Reserved	Reserved for futu	ıre use
30:26	OFFSETN	RO	OPA Inverting Input Offset Configuration Value.
0.5			
25	Reserved	Reserved for futu	ire use
24:20	OFFSETP	RO	OPA Non-Inverting Input Offset Configuration Value.
19	Reserved	Reserved for futu	ıre use
18:17	GM3	RO	Gm3 Trim Value
16	Reserved	Reserved for futu	ire use
15:13	GM	RO	Gm Trim Value
12	Reserved	Reserved for futu	ire use
11:10	CM3	RO	Compensation cap Cm3 trim value
9	Reserved	Reserved for futu	ure use
8:5	CM2	RO	Compensation cap Cm2 trim value
4	Reserved	Reserved for futu	ire use
3:0	CM1	RO	Compensation cap Cm1 trim value

4.7.60 OPA0CAL7 - OPA0 Calibration Register for DRIVESTRENGTH 3, INCBW=0

Offset															Bi	t Po	siti	on														
0x1DC	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	11	10	ဝ	8	7	9	5	4	က	2	_	0
Access				RO						RO	•			5	2			RO	•		0	2			0	2				0	2	
Name				OFFSETN						OFFSETP				2	SINIS			ВМ			CM3	2			CMO	O N					5	

Bit	Name	Access	Description
31	Reserved	Reserved for futu	ure use
30:26	OFFSETN	RO	OPA Inverting Input Offset Configuration Value.
0.5			
25	Reserved	Reserved for futu	ire use
24:20	OFFSETP	RO	OPA Non-Inverting Input Offset Configuration Value.
19	Reserved	Reserved for futu	ure use
18:17	GM3	RO	Gm3 Trim Value
16	Reserved	Reserved for futu	ure use
15:13	GM	RO	Gm Trim Value
12	Reserved	Reserved for futu	ure use
11:10	CM3	RO	Compensation cap Cm3 trim value
9	Reserved	Reserved for futu	ure use
8:5	CM2	RO	Compensation cap Cm2 trim value
4	Reserved	Reserved for futu	ure use
3:0	CM1	RO	Compensation cap Cm1 trim value

4.7.61 OPA1CAL4 - OPA1 Calibration Register for DRIVESTRENGTH 0, INCBW=0

Offset															Bi	t Po	siti	on														
0x1E0	31	30	29	28	27	26	25	24	23	22	2	20	19	18	17	16	15	41	13	12	7	10	ဝ	8	7	9	5	4	က	2	_	0
Access				80	•					RO	•				2			8			0	2			0	2					2	
Name		OFFSETN RO								OFFSETP				2	5 N			GM			CM3	2			CMO	<u> </u>					5	

Bit	Name	Access	Description
31	Reserved	Reserved for futu	ire use
30:26	OFFSETN	RO	OPA Inverting Input Offset Configuration Value.
25	Reserved	Reserved for futu	ire use
24:20	OFFSETP	RO	OPA Non-Inverting Input Offset Configuration Value.
19	Reserved	Reserved for futu	ure use
18:17	GM3	RO	Gm3 Trim Value
16	Reserved	Reserved for futu	ire use
15:13	GM	RO	Gm Trim Value
12	Reserved	Reserved for futu	ire use
11:10	CM3	RO	Compensation cap Cm3 trim value
9	Reserved	Reserved for futu	ure use
8:5	CM2	RO	Compensation cap Cm2 trim value
4	Reserved	Reserved for futu	ure use
3:0	CM1	RO	Compensation cap Cm1 trim value
· · · · · · · · · · · · · · · · · · ·		·	

4.7.62 OPA1CAL5 - OPA1 Calibration Register for DRIVESTRENGTH 1, INCBW=0

Offset															Bi	t Po	siti	on														
0x1E4	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	11	10	ဝ	8	7	9	5	4	က	7	_	0
Access				8	•					RO	•			0	2			RO	•		0	2			0	2				2	2	
Name				OFFSETN						OFFSETP				2	S S S			ВМ			CM3	2			CMO	O N				ZM2	5	

Bit	Name	Access	Description
31	Reserved	Reserved for futu	ure use
30:26	OFFSETN	RO	OPA Inverting Input Offset Configuration Value.
0.5			
25	Reserved	Reserved for futu	ire use
24:20	OFFSETP	RO	OPA Non-Inverting Input Offset Configuration Value.
19	Reserved	Reserved for futu	ure use
18:17	GM3	RO	Gm3 Trim Value
16	Reserved	Reserved for futu	ure use
15:13	GM	RO	Gm Trim Value
12	Reserved	Reserved for futu	ure use
11:10	CM3	RO	Compensation cap Cm3 trim value
9	Reserved	Reserved for futu	ure use
8:5	CM2	RO	Compensation cap Cm2 trim value
4	Reserved	Reserved for futu	ure use
3:0	CM1	RO	Compensation cap Cm1 trim value

4.7.63 OPA1CAL6 - OPA1 Calibration Register for DRIVESTRENGTH 2, INCBW=0

Offset															Bi	t Po	siti	on														
0x1E8	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	41	13	12	11	10	6	8	7	9	5	4	က	2	_	0
Access			•	80	•					RO	•			5	2			8			0	2			0	2				0	2	
Name				OFFSETN						OFFSETP				2	SINIS			ВМ			CM3	2			CMO	O N					5	

Bit	Name	Access	Description
31	Reserved	Reserved for futu	ure use
30:26	OFFSETN	RO	OPA Inverting Input Offset Configuration Value.
0.5			
25	Reserved	Reserved for futu	ire use
24:20	OFFSETP	RO	OPA Non-Inverting Input Offset Configuration Value.
19	Reserved	Reserved for futu	ure use
18:17	GM3	RO	Gm3 Trim Value
16	Reserved	Reserved for futu	ure use
15:13	GM	RO	Gm Trim Value
12	Reserved	Reserved for futu	ure use
11:10	CM3	RO	Compensation cap Cm3 trim value
9	Reserved	Reserved for futu	ure use
8:5	CM2	RO	Compensation cap Cm2 trim value
4	Reserved	Reserved for futu	ure use
3:0	CM1	RO	Compensation cap Cm1 trim value

4.7.64 OPA1CAL7 - OPA1 Calibration Register for DRIVESTRENGTH 3, INCBW=0

Offset															Bi	t Po	siti	on														
0x1EC	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	5	4	က	2	1	0
Access				RO						RO				0	2			RO			0	2			0	2				0	2	
Name				OFFSETN						OFFSETP				6740	SIND			GM			CM3	2			CM2	S S					- - - -	

Bit	Name	Access	Description
31	Reserved	Reserved for futu	re use
30:26	OFFSETN	RO	OPA Inverting Input Offset Configuration Value.
25	Reserved	Reserved for futu	re use
24:20	OFFSETP	RO	OPA Non-Inverting Input Offset Configuration Value.
19	Reserved	Reserved for futu	re use
18:17	GM3	RO	Gm3 Trim Value
16	Reserved	Reserved for futu	re use
15:13	GM	RO	Gm Trim Value
12	Reserved	Reserved for futu	re use
11:10	CM3	RO	Compensation cap Cm3 trim value
9	Reserved	Reserved for futu	re use
8:5	CM2	RO	Compensation cap Cm2 trim value
4	Reserved	Reserved for futu	re use
3:0	CM1	RO	Compensation cap Cm1 trim value

5. Radio Transceiver





Quick Facts

What?

The Radio Transceiver provides access to transmit and receive data, radio settings and control interface.

Why?

The Radio Transceiver enables the user to communicate using a wide range of data rates, modulation and frame formats.

How?

Dynamic or fixed frame lengths, optional address recognition, flexible CRC and crypto schemes makes the EFR32 perfectly suit any application using low or medium data rate radio communication.

5.1 Introduction

The Radio Transceiver of the EFR32 enables the user to control a wide range of settings and options for tailoring radio operation precisely to the users need. It provides access to the transmit and receive data buffers and supports both dynamic and static frame lengths, as well as automatic address filtering and CRC insertion/verification.

As seen in the Radio Overview illustration (Figure 5.1 Radio Overview on page 115), the radio consists of several modules all responsible for specific tasks. Please refer to the abbreviations section (Appendix 1. Abbreviations) for a comprehensive description of acronyms.




Figure 5.1. Radio Overview


During transmission (TX), the Radio Controller enables the SYNTH, Modulator and PA. The Modulator requests data from the Frame Controller, which reads data from a buffer. Based upon modulation format and data to send, the Modulator manipulates the SYNTH to output the correct frequency and phase. When the whole frame has been transmitted, the radio can automatically switch to receive mode.

In receive mode (RX), the radio controller enables the LNA, SYNTH, Mixer, ADC and Demodulator. The Demodulator searches for valid frames according to modulation format and data rate. If a frame is detected, the demodulated data is handed to the Frame Controller, which stores the data in the Buffer. When the complete frame has been received (determined by the Frame Controller), it is possible to either go to TX or stay in RX to search for a new frame.

The Radio Transceiver interface is accessible through software drivers provided by Silicon Labs.

6. DBG - Debug Interface





Quick Facts

What?

The Debug Interface is used to program and debug EFR32 devices.

Why?

The Debug Interface makes it easy to re-program and update the system in the field, and allows debugging with minimal I/O pin usage.

How?

The Cortex-M4 supports advanced debugging features. EFR32 devices can use a minimum of two port pins for debugging or programming. The internal and external state of the system can be examined with debug extensions supporting instruction or data access break and watch points.

6.1 Introduction

The EFR32 devices include hardware debug support through a 2-pin serial-wire debug (SWD) interface or a 4-pin Joint Test Action Group (JTAG) interface.

For more technical information about the debug interface the reader is referred to:

- · ARM Cortex-M4 Technical Reference Manual
- · ARM CoreSight Components Technical Reference Manual
- · ARM Debug Interface v5 Architecture Specification
- IEEE Standard for Test Access Port and Boundary-Scan Architecture, IEEE 1149.1-2013

6.2 Features

- Debug Access Port Serial Wire JTAG (DAPSWJ)
 - Implements the ADIv5 debug interface
- Authentication Access Point (AAP)
 - · Implements various user commands
- · Flash Patch and Breakpoint (FPB) unit
 - · Implement breakpoints and code patches
- · Data Watch point and Trace (DWT) unit
 - · Implement watch points, trigger resources and system profiling
- Instrumentation Trace Macrocell (ITM)
 - · Application-driven trace source that supports printf style debugging

6.3 Functional Description

6.3.1 Debug Pins

The following pins are the debug connections for the device:

- Serial Wire Clock Input and Test Clock Input (SWCLKTCK): This pin is enabled after power-up and has a built-in pull down.
- Serial Wire Data Input/Output and Test Mode Select Input (SWDIOTMS): This pin is enabled after power-up and has a built-in pull-up.
- Test Data Output (TDO): This pin is assigned to JTAG functionality after power-up. However, it remains in high-Z state until the first valid JTAG command is received.
- Test Data Input (TDI): This pin is assigned to JTAG functionality after power-up. However, it remains in high-Z state until the first valid JTAG command is received. Once enabled, the pin has a built-in pull-up.

The debug pins have pull-down and pull-up enabled by default, so leaving them enabled may increase the current consumption if left connected to supply or ground. The debug pins can be enabled and disabled through GPIO_ROUTE_PEN, see 31.3.4.2.3 Disabling Debug Connections. Remember that upon disabling the debug pins, debug contact with the device is lost once the DAPSWJ power request bits are deasserted. By default after power cycle the part is debug pins are in JTAG mode. If during debugging session it is switched to SWD mode, a power cycle is needed to bring it back to JTAG mode.

6.3.2 Debug and EM2 Deep Sleep/EM3 Stop

Leaving the debugger connected when issuing a WFI or WFE to enter EM2 Deep Sleep or EM3 Stop will make the system enter a special EM2 Deep Sleep. This mode differs from regular EM2 Deep Sleep and EM3 Stop in that the high frequency clocks are still enabled, and certain core functionality is still powered in order to maintain debug-functionality. Because of this, the current consumption in this mode is closer to EM1 Sleep and it is therefore important to deassert the power requests in the DAPSWJ and disconnect the debugger before doing current consumption measurements.

6.3.3 Authentication Access Point

The Authentication Acces Point (AAP) is a set of registers that provide a minimal amount of debugging and system level commands. The AAP registers contain commands to issue a FLASH erase, a system reset, a CRC of user code pages, and stalling the system bus. The user must program the APSEL bit field to 255 inside of the ARM DAPSWJ Debug Port SELECT register to access the AAP. The AAP is only accessible from a debugger and not from the core.

6.3.3.1 System Bus Stall

The system bus can be stalled at any time using the SYSBUSSTALL register bit. Once the SYSBUSSTALL is set, the system bus will remain stalled until SYSBUSSTALL is cleared. While the system bus is stalled, only the registers inside the Cortex-M4, AAP and the debugger can be accessed. The SYSBUSSTALL register is available at all times through the AAP.

6.3.3.2 Command Key

The AAP uses a command key to enable the DEVICEERASE and SYSRESETREQ AAP commands. The command key must be written with the correct key in order for the commands to execute.

6.3.3.3 Device Erase

The device can be erased by stalling the system bus, writing AAP_CMDKEY, and then writing the DEVICEERASE register bit. Upon writing the command bit, the ERASEBUSY bit is asserted. The ERASEBUSY bit will be de-asserted once the erase is complete. The SYSRESETREQ bit must then be set to resume a normal debugger session. The DEVICEERASE register is available at all times through the AAP once the CMDKEY is enetered.

6.3.3.4 System Reset

The system can be reset by writing AAP_CMDKEY followed by writing the SYSRESTREQ register bit. This must be done after asserting DEVICEERASE or CRCREQ. Depending on the reset level setting for system reset, asserting SYSRESETREQ will either reset the entire AAP register space or just the SYSRESETREQ bit. See 9.3.1 Reset Levels for more details on reset levels. The SYSRESETREQ register is available at all times through the AAP once the CMDKEY is enetered.

6.3.3.5 User Flash Page CRC

The CRCREQ command initiates a CRC calculation on a given Flash Page. The CRC is only available on the Main, User Data, and Lock Bit pages. It is highly recommended that the system bus is stalled before any CRCREQ commands are issued. The CRC calculation uses the on chip CRC block configured in 32 bit CRC mode. The Flash Page address for the CRCREQ command is written to the CRCADDR register. After issuing the CRCREQ, the CRCBUSY flag is asserted. Once the CRCBUSY flag is de-asserted, the resulting page CRC can be found in the CRCRESULT register. Once issuing a CRC command, the CPU is stalled and remains stalled until a system reset occurs. Multiple CRC requests can occur before resetting the system. However, a CRC request that occurs while the CRCBUSY flag is asserted will be ignored. The CRC registers are available at all times through the AAP.

6.3.4 Debug Lock

The debug access to the Cortex-M4 is locked by clearing the Debug Lock Word (DLW) and resetting the device, see 7.3.2 Lock Bits (LB) Page Description.

When debug access is locked, the debugger can access the DAPSWJ and AAP registers. However, the connection to the Cortex-M4 core and the whole bus-system is blocked. This mechanism is controlled by the Authentication Access Port (AAP) as illustrated by Figure 6.1 AAP - Authentication Access Port on page 118.




Figure 6.1. AAP - Authentication Access Port

If the DLW is cleared, the device is locked. If the device is locked and the the AAP Lock Word (ALW) has not been cleared, it can be unlocked by writing a valid key to the AAP_CMDKEY register and then setting the DEVICEERASE bit of the AAP_CMD register via the debug interface. This operation erases the main block of flash, clears all lock bits, and debug access to the Cortex-M4 and bus-system is enabled. The operation takes tens of mili seconds to complete. Note that the SRAM contents will also be deleted during a device erase, while the UD-page is not erased.

The debugger may read the status of the device erase from the AAP_STATUS register. When the ERASEBUSY bit is set low after DEVICEERASE of the AAP_CMD register is set, the debugger may set the SYSRESETREQ bit in the AAP_CMD register. After reset, the debugger may resume a normal debug session through the AHB-AP.

6.3.5 AAP Lock

Take extreme caution when using this feature. Once the AAP has been locked, the state of the FLASH can not be changed via the debugger.

6.3.6 Debugger Reads of Actionable Registers

Some peripheral registers cause particular actions when read, e.g FIFOs which pop and IFC registers which clear the IF flags when read. This can cause problems when debugging and the user wants to read the value without triggering the read action. For this reason, by default, the peripherals will not execute these triggered actions when an attached debugger is performing the read accesses through the AAP. To override this behavior, the debugger can configure the MASTERTYPE bitfield of the Cortex-M4 AHB Access Port CSW register in order to emulate a core access when performing system bus transfers.

Note:

Registers with actionable reads are noted in their register descriptions. Refer to Table 1.1 Register Access Types on page 26.

6.3.7 Debug Recovery

Debug recovery is the ability to stall the system bus before the Cortex-M4 executes code. For example, the first few instructions may disconnect the debugger pins. When this occurs it is difficult to connect the debugger and halt the Cortex-M4 before the Cortex-M4 starts to execute. By holding down pin reset, issuing the System Bus Stall AAP instruction, then releasing pin reset, the debugger can stall the system bus before the Cortex-M4 has a chance to execute. Because the system is under reset during this procedure the Debugger can not look for ACK's from the part. Once the system bus is stalled, the FLASH can be erased by issuing the AAP_CMDKEY and then the writting the DEVICEERASE in the AAP_CMD register.

6.4 Register Map

The offset register address is relative to the registers base address.

Offset	Name	Туре	Description
0x000	AAP_CMD	W1	Command Register
0x004	AAP_CMDKEY	W1	Command Key Register
0x008	AAP_STATUS	R	Status Register
0x00C	AAP_CTRL	RW	Control Register
0x010	AAP_CRCCMD	W1	CRC Command Register
0x014	AAP_CRCSTATUS	R	CRC Status Register
0x018	AAP_CRCADDR	RW	CRC Address Register
0x01C	AAP_CRCRESULT	R	CRC Result Register
0x0FC	AAP_IDR	R	AAP Identification Register

6.5 Register Description

6.5.1 AAP_CMD - Command Register

Offset															Ві	it Po	siti	on														
0x000	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	5	4	က	7	_	0
Reset					•									•	•	•		•				•				•	•	•		•	0	0
Access																															N N	W1
Name																															SYSRESETREQ	DEVICEERASE

Bit	Name	Reset	Access	Description
31:2	Reserved	To ensure contions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
1	SYSRESETREQ	0	W1	System Reset Request
	A system reset reques	st is generated v	when set to	1. This register is write enabled from the AAP_CMDKEY register.
0	DEVICEERASE	0	W1	Erase the Flash Main Block, SRAM and Lock Bits
	erased. This also incl	udes the Debug	Lock Wor	in block is erased, the SRAM is cleared and then the Lock Bit (LB) page is d (DLW), causing debug access to be enabled after the next reset. The innanged, but the User data page Lock Word (ULW) is erased. This register is

6.5.2 AAP_CMDKEY - Command Key Register

write enabled from the AAP_CMDKEY register.

Offset															Bi	t Po	siti	on														
0x004	31	39	29	78	27	26	25	24	23	22	21	20	19	8	17	16	15	4	13	12	7	10	6	∞	7	9	5	4	က	2	_	0
Reset																000000000000000000000000000000000000000	0000000000															
Access																<u> </u>	<u>-</u>															
Name																WDITEKEY																

Name	Reset	Access	Description
WRITEKEY	0x00000000	W1	CMD Key Register
The key value must	be written to this	register to	write enable the AAP_CMD register.
Value	Mode		Description
0xCFACC118	WRITEEN		Enable write to AAP_CMD
	WRITEKEY The key value must Value	WRITEKEY 0x00000000 The key value must be written to this Value Mode	WRITEKEY 0x00000000 W1 The key value must be written to this register to Value Mode

6.5.3 AAP_STATUS - Status Register

Offset															Bi	t Po	siti	on														
0x008	31	30	59	78	27	26	25	24	23	22	21	20	19	9	17	16	15	4	13	12	7	10	6	∞	7	9	2	4	က	7	_	0
Reset				•		•								•	•		•			•		•					•	•		•	0	0
Access																															œ	2
Name																															LOCKED	ERASEBUSY

Bit	Name	Reset	Access	Description
31:2	Reserved	To ensure contions	npatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
1	LOCKED	0	R	AAP Locked
	Set when the AAP is	locked, .e.g the	AAP Lock	Word AAP lsb bits are not 0xF
0	ERASEBUSY	0	R	Device Erase Command Status
	This bit is set when a	device erase is	executing.	

6.5.4 AAP_CTRL - Control Register

Offset															Ві	it Po	siti	on														
0x00C	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	5	4	က	7	_	0
Reset				'		•				•				'	'		•				•				•		•	•		•		0
Access																																R N
Name																																SYSBUSSTALL

Bit	Name	Reset	Access	Description
31:1	Reserved	To ensure co	ompatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
0	SYSBUSSTALL	0	RW	Stall the System Bus
	When this bit is set,	the system bus	is stalled. O	nly the Cortex registers are accessible

6.5.5 AAP_CRCCMD - CRC Command Register

Offset															Bi	t Po	siti	on														
0x010	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	2	4	3	2	_	0
Reset											•			'													'	•				0
Access																																W1
Name																																CRCREQ

Bit	Name	Reset	Access	Description
31:1	Reserved	To ensure co	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
0	CRCREQ	0	W1	CRC Request
	A CRC request is ge	enerated when s	et to 1. This	command is not available if debug access or AAP is locked.

6.5.6 AAP_CRCSTATUS - CRC Status Register

Offset															Bi	t Po	siti	on														
0x014	31	30	29	28	27	26	25	24	23	22	21	20	19	8	17	16	15	14	13	12	=	10	6	ω	7	9	5	4	က	2	_	0
Reset																																0
Access																																<u>~</u>
Name																																CRCBUSY

Bit	Name	Reset	Access	Description
31:1	Reserved	To ensure con tions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
0	CRCBUSY	0	R	CRC Calculation is Busy
	Set when the CRC ca	lculation is exec	uting. Will	transition from 1 to 0 on valid data.

6.5.7 AAP_CRCADDR - CRC Address Register

Offset															Bi	t Po	sitio	on														
0x018	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	∞	7	9	5	4	က	2	_	0
Reset																000000000000000000000000000000000000000																
Access											WW 0x00																					
Name																CRCADDR																
Bit	Nai	me					Re	set			Ac	ces	s I	Des	crip	tion																
31:0	CR	CAD	DR				0x0	0000	0000	0	RW	/	,	Star	ting	Pag	je A	ddı	ess	for	CR	CE	xec	utio	n							

6.5.8 AAP_CRCRESULT - CRC Result Register

Set this to the address the CRC executes on.

Offset	Bit Position
0x01C	33 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3
Reset	00000000000000000000000000000000000000
Access	~
Name	CRCRESULT

Bit	Name	Reset	Access	Description									
31:0	CRCRESULT	0x00000000	R	CRC Result of the CRCADDRESS									
	Result of the CRC calculation using the CRCADDRESS.												

6.5.9 AAP_IDR - AAP Identification Register

Offset	Bit Position																															
0x0FC	31	30	29	28	27	56	25	24	23	22	2	20	19	9	17	16	15	4	13	12	7	10	ဝ	∞	7	9	2	4	က	2	1	0
Reset		0x26E60011																														
Access																٥	۲															
Name																2																

Bit	Name	Reset	Access	Description									
31:0	ID	0x26E60011	R	AAP Identification Register									
	Access port identification register in compliance with the ARM ADI v5 specification (JEDEC Manufacturer ID) .												

7. MSC - Memory System Controller



011001010110111001100101011110010

Quick Facts

What?

The user can perform Flash memory read, read configuration and write operations through the Memory System Controller (MSC).

Why?

The MSC allows the application code, user data and flash lock bits to be stored in non-volatile Flash memory. Certain memory system functions, such as program memory wait-states and bus faults are also configured from the MSC peripheral register interface, giving the developer the ability to dynamically customize the memory system performance, security level, energy consumption and error handling capabilities to the requirements at hand.

How?

The MSC integrates a low-energy Flash IP with a charge pump, enabling minimum energy consumption while eliminating the need for external programming voltage to erase the memory. An easy to use write and erase interface is supported by an internal, fixed-frequency oscillator and autonomous flash timing and control reduces software complexity while not using other timer resources.

Application code may dynamically scale between high energy optimization and high code execution performance through advanced read modes.

A highly efficient low energy instruction cache reduces the number of flash reads significantly, thus saving energy. Performance is also improved when wait-states are used, since many of the wait-states are eliminated. Built-in performance counters can be used to measure the efficiency of the instruction cache.

7.1 Introduction

The Memory System Controller (MSC) is the program memory unit of the EFR32 microcontroller. The flash memory is readable and writable from both the Cortex-M4 and DMA. The flash memory is divided into two blocks; the main block and the information block. Program code is normally written to the main block. Additionally, the information block is available for special user data and flash lock bits. There is also a read-only page in the information block containing system and device calibration data. Read and write operations are supported in the energy modes EM0 Active and EM1 Sleep.

7.2 Features

- · AHB read interface
 - · Scalable access performance to optimize the Cortex-M4 code interface
 - Zero wait-state access up to 26 MHz
 - · Advanced energy optimization functionality
 - Conditional branch target prefetch suppression
 - · Cortex-M4 disfolding of if-then (IT) blocks
 - · Instruction Cache
 - · DMA read support in EM0 Active and EM1 Sleep
- · Command and status interface
 - · Flash write and erase
 - · Accessible from Cortex-M4 in EM0 Active
 - DMA write support in EM0 Active and EM1 Sleep
 - · Core clock independent Flash timing
 - · Internal oscillator and internal timers for precise and autonomous Flash timing
 - · General purpose timers are not occupied during Flash erase and write operations
 - · Configurable interrupt erase abort
 - · Improved interrupt predictability
 - · Memory and bus fault control
- · Security features
 - · Lockable debug access
 - · Page lock bits
 - · SW Mass erase Lock bits
 - · Authentication Access Port (AAP) lock bits
- · End-of-write and end-of-erase interrupts

7.3 Functional Description

The size of the main block is device dependent. The largest size available is 256 KB (128 pages). The information block has 2 KB available for user data. The information block also contains chip configuration data located in a reserved area. The main block is mapped to address 0x000000000 and the information block is mapped to address 0x0FE00000. Table 7.1 MSC Flash Memory Mapping on page 127 outlines how the Flash is mapped in the memory space. All Flash memory is organized into 2 KB pages.

Table 7.1. MSC Flash Memory Mapping

Block	Page	Base address	Write/Erase by	Software Reada- ble?	Purpose/Name	Size
Main ¹	0	0x00000000	Software, debug	Yes	User code and data	16 KB - 256 KB
			Software, debug	Yes		
	127	0x0003F800	Software, debug	Yes		
Reserved	-	0x00040000	-	-	Reserved for flash expansion	~24 MB
Information	0	0x0FE00000	Software, debug	Yes	User Data (UD)	2 kB
	-	0x0FE00800	-	-	Reserved	-
	1	0x0FE04000	Write: Software, debug	Yes	Lock Bits (LB)	2 kB
			Erase: Debug only			
	-	0x0FE04800	-	-	Reserved	-
	2	0x0FE081B0	-	Yes	Device Information (DI)	1 kB
	-	0x0FE08400	-	-	Reserved	-
	2	0x0FE0C000	-	-		1 kB
	-	0x0FE0C400	-	-	Reserved	-
		0x0FE10000	Software, debug	Yes	Bootloader (BL)	16 kB
			-	-		
	10	0x0FE13800	-	-		
Reserved	-	0x0FE14000	-	Reserved for flash expansion	Rest of code space	-

Note:

7.3.1 User Data (UD) Page Description

This is the user data page in the information block. The page can be erased and written by software. The page is erased by the ERA-SEPAGE command of the MSC_WRITECMD register. Note that the page is not erased by a device erase operation. The device erase operation is described in 6.3.3 Authentication Access Point.

^{1.} Block/page erased by a device erase.

7.3.2 Lock Bits (LB) Page Description

This page contains the following information:

- · Main block Page Lock Words (PLWs)
- User data page Lock Word (ULWs)
- Debug Lock Word (DLW)
- Mass erase Lock Word (MLW)
- Authentication Access Port (AAP) lock word (ALW)
- Bootloader enable (CLW0)
- · Pin reset soft (CLW0)

The words in this page are organized as shown in Table 7.2 Lock Bits Page Structure on page 128:

Table 7.2. Lock Bits Page Structure

127	DLW
126	ULW
125	MLW
124	ALW
122	CLW0
N	PLW[N]
1	PLW[1]
0	PLW[0]

There are 32 page lock bits per page lock word (PLW). Bit 0 refers to the first page and bit 31 refers to the last page within a PLW. Thus, PLW[0] contains lock bits for page 0-31 in the main block, PLW[1] contains lock bits for page 32-63 etc. A page is locked when the bit is 0. A locked page cannot be erased or written.

Word 127 is the debug lock word (DLW). The four LSBs of this word are the debug lock bits. If these bits are 0xF, then debug access is enabled. Debug access to the core is disabled from power-on reset until the DLW is evaluated immediately before the Cortex-M4 starts execution of the user application code. If the bits are not 0xF, then debug access to the core remains blocked.

Word 126 is the user page lock word (ULW). Bit 0 of this word is the User Data Page lock bit. Bit 1 in this word locks the Lock Bits Page. The lock bits can be reset by a device erase operation initiated from the Authentication Access Port (AAP) registers. The AAP is described in more detail in 6.3.3 Authentication Access Point. Note that the AAP is only accessible from the debug interface, and cannot be accessed from the Cortex-M4 core.

Word 125 is the mass erase lock word (MLW). Bit 0 locks the entire flash. The mass erase lock bits will not have any effect on device erases initiated from the Authenitication Access Port (AAP) registers. The AAP is described in more detail in 6.3.3 Authentication Access Point.

Word 124 is the Authentication Access Port (AAP) lock word (ALW) and the four LSBs of this word are the lock bits. If these bits are 0xF, then AAP access is enabled. If the bits are not 0xF, AAP is disabled and it is impossible to access the device through the AAP. Bit 31 of the ALW may be used to allow AAP access under controlled conditions. If bit 31 is set to 1, software running on the device can unlock AAP access using the MSC_AAPUNLOCKCMD register. If bit 31 is cleared to 0, software will not be able to use MSC_AAPUNLOCKCMD to unlock AAP access. NOTE - locking the AAP completely (including the LSBs and bit 31) is irreversible. Once the AAP is locked, it will be impossible to perform an external mass erase and the AAP lock cannot be reset. The only way to program the device when the AAP is locked is through a boot loader or by SW already loaded into the FLASH.

Word 122 is configuration word Zero. Bit 2 is the pinresetsoft bit. Bit 1 is the bootloader enable bit.

7.3.3 Device Information (DI) Page

This read-only page holds oscillator and ADC calibration data from the production test as well as an unique device ID. The page is further described in 4. Memory and Bus System.

7.3.4 Bootloader

The memory space includes an area for custom-programmed bootloaders. The available bootloader area is for this device family. By default, the system is configured to boot directly into user software after system reset, and there is not a pre-programmed bootloader in the device. If a custom bootloader which follows Silicon Labs' bootloader recommendations outlined in *AN0003: UART Bootloader* (www.silabs.com/32bit-appnotes) is programmed into the bootloader area, the system can be redirected to boot from this area by setting bit 1 in config lock word 0 (CLW0) at word 122 of the lockbit (LB) page.

After any device reset, the bootloader area is accessible to both software reads and writes. Reading and writing of this area may be disabled with the MSC_BOOTLOADERCTRL register. Note that this register is write-once, so after writing the register, a reset of the system is required in order to change permissions again.

Note: Software should never erase "Reserved" pages when bootloader write/erase is enabled. Doing so may cause the device to become non-functional and irrevocably locked.

7.3.5 Device Revision

Family, FamilyAlt, RevMajor, RevMajorAlt, RevMinor can be accessed through ROM Table. The Revision number is extracted from the PID2 and PID3 registers, as illustrated in Table 7.3 Revision Number Extraction on page 129. The Rev[7:4] and Rev[3:0] must be combined to form the complete revision number Revision[7:0].

Table 7.3. Revision Number Extraction

	PID2 (0xE00FFFE8)			PID3 (0xE00FFFEC)	
31:8	7:4	3:0	31:8	7:4	3:0
	Rev[7:4]			Rev[3:0]	

The Revision number is to be interpreted according to Table 7.4 Revision Number Interpretation on page 129.

Table 7.4. Revision Number Interpretation

Revision[7:0]	Revision
0x00	A

7.3.6 Post-reset Behavior

Calibration values are automatically written to registers by the MSC before application code startup. The values are also available to read from the DI page for later reference by software. Other information such as the device ID and production date is also stored in the DI page and is readable from software.

If the bootloader is not bypassed, the system will boot up from the bootloader at address 0x0FE10000.

7.3.7 Flash Startup

On transitions from EM2/3 to EM0, the flash must be powered up. The time this takes depends on the current operating conditions. To have a deterministic startup-time, set STDLY0 in MSC_STARTUP to 0x64 and clear STDLY1, ASTWAIT, STWSEN and STWS. This will result in a 10 us delay before the flash is ready. The system will wake up before this, but the Cortex will stall on the first access to the flash until it is ready. Execute code from RAM or cache to get a quicker startup.

To get the fastest possible startup when waking, i.e. a startup that depends on the current operating conditions, set STDLY0 to 0x28 and set ASTWAIT in MSC_STARTUP. When configured this way, the system will poll the flash to determine when it is ready, and then start execution.

For even quicker startup, run code in beginning with a set of wait-states. Set STDLY0 to 0x32, STDLY1 to 0x32, and set ASTWAIT and STWSEN. Then configure STWS in MSC_STARTUP to the number of waitstates to run with. With this setup, sampling will begin with the given number of waitstates after 5 us, and the system will run with this number of waitstates for the remaining 5 us before returning to normal operation

A recommended setting for MSC_STARTUP register is to leave STDLY0 at its reset value and set ASTWAIT to one for active sampling Set STWSEN to zero to bypass the second delay period.

Flash wakeup on demand is supported when wakeup from EM2/3 to EM0. Set bit PWRUPONDEMAND of register MSC_CTRL to one to enable the power up on demand. When enabled during powerup, flash will enter sleep mode and waiting for either pending flash read transaction or software command to MSC_CMD.PWRUP bit. If software command wakeup, and interrupt of MSC_IF.PWRUPF will be flaged if the MSC_IEN.PWRUPF is set

7.3.8 Wait-states

Table 7.5. Flash Wait-States

Wait-States	Frequency
WS0	no more than 25 MHz
WS1	above 25 MHz and no more than 40 MHz

7.3.8.1 One Wait-state Access

After reset, the HFCORECLK is normally 19 MHz from the HFRCO and the MODE field of the MSC_READCTRL register is set to WS1 (one wait-state). The reset value must be WS1 as an uncalibrated HFRCO may produce a frequency higher than 26 MHz. Software must not select a zero wait-state mode unless the clock is guaranteed to be 26 MHz or below, otherwise the resulting behavior is undefined. If a HFCORECLK frequency above 26 MHz is to be set by software, the MODE field of the MSC_READCTRL register must be set to WS1 or WS1SCBTP before the core clock is switched to the higher frequency clock source.

When changing to a lower frequency, the MODE field of the MSC_READCTRL register must be set to WS0 or WS0SCBTP only after the frequency transition has completed. If the HFRCO is used, wait until the oscillator is stable on the new frequency. Otherwise, the behavior is unpredictable.

To run at a frequency higher than 40 MHz, WS2 or WS2SCBTP must be selected to insert two wait-states for every flash access.

7.3.8.2 Zero Wait-state Access

At 26 MHz and below, read operations from flash may be performed without any wait-states. Zero wait-state access greatly improves code execution performance at frequencies from 26 MHz and below. By default, the Cortex-M4 uses speculative prefetching and If-Then block folding to maximize code execution performance at the cost of additional flash accesses and energy consumption.

7.3.8.3 Operation Above

To run at frequencies higher than 26 MHz, MODE in MSC_READCTRL must be set to WS1 or WS1SCBTP.

7.3.9 Suppressed Conditional Branch Target Prefetch (SCBTP)

MSC offers a special instruction fetch mode which optimizes energy consumption by cancelling Cortex-M4 conditional branch target prefetches. Normally, the Cortex-M4 core prefetches both the next sequential instruction and the instruction at the branch target address when a conditional branch instruction reaches the pipeline decode stage. This prefetch scheme improves performance while one extra instruction is fetched from memory at each conditional branch, regardless of whether the branch is taken or not. To optimize for low energy, the MSC can be configured to cancel these speculative branch target prefetches. With this configuration, energy consumption is more optimal, as the branch target instruction fetch is delayed until the branch condition is evaluated.

The performance penalty with this mode enabled is source code dependent, but is normally less than 1% for core frequencies from 26 MHz and below. To enable the mode at frequencies from 26 MHz and below write WS0SCBTP to the MODE field of the MSC_READCTRL register. For frequencies above 26 MHz, use the WS1SCBTP mode, and for frequencies above 40 MHz, use the WS2SCBTP mode. An increased performance penalty per clock cycle must be expected compared to WS0SCBTP mode. The performance penalty in WS1SCBTP/WS2SCBTP mode depends greatly on the density and organization of conditional branch instructions in the code.

7.3.10 Cortex-M4 If-Then Block Folding

The Cortex-M4 offers a mechanism known as if-then block folding. This is a form of speculative prefetching where small if-then blocks are collapsed in the prefetch buffer if the condition evaluates to false. The instructions in the block then appear to execute in zero cycles. With this scheme, performance is optimized at the cost of higher energy consumption as the processor fetches more instructions from memory than it actually executes. To disable the mode, write a 1 to the DISFOLD bit in the NVIC Auxiliary Control Register; see the Cortex-M4 Technical Reference Manual for details. Normally, it is expected that this feature is most efficient at core frequencies above 26 MHz. Folding is enabled by default.

7.3.11 Instruction Cache

The MSC includes an instruction cache. The instruction cache for the internal flash memory is enabled by default, but can be disabled by setting IFCDIS in MSC_READCTRL. When enabled, the instruction cache typically reduces the number of flash reads significantly, thus saving energy. In most cases a cache hit-rate of more than 70 % is achievable. When a 32-bit instruction fetch hits in the cache the data is returned to the processor in one clock cycle. Thus, performance is also improved when wait-states are used (i.e. running at frequencies above 26 MHz).

The instruction cache is connected directly to the ICODE bus on the ARM core and functions as a memory access filter between the processor and the memory system, as illustrated in Figure 7.1 Instruction Cache on page 132. The cache consists of an access filter, lookup logic, SRAM, and two performance counters. The access filter checks that the address for the access is to on-chip flash memory (instructions in RAM are not cached). If the address matches, the cache lookup logic and SRAM is enabled. Otherwise, the cache is bypassed and the access is forwarded to the memory system. The cache is then updated when the memory access completes. The access filter also disables cache updates for interrupt context accesses if caching in interrupt context is disabled. The performance counters, when enabled, keep track of the number of cache hits and misses. The cachelines are filled up continuously one word at a time as the individual words are requested by the processor. Thus, not all words of a cacheline might be valid at a given time.




Figure 7.1. Instruction Cache

By default, the instruction cache is automatically invalidated when the contents of the flash is changed (i.e. written or erased). In many cases, however, the application only makes changes to data in the flash, not code. In this case, the automatic invalidate feature can be disabled by setting AIDIS in MSC_READCTRL. The cache can (independent of the AIDIS setting) be manually invalidated by writing 1 to INVCACHE in MSC_CMD.

Note: The icache flush is not triggered at the event of a bus fault. As a result, when an instruction fetch results in a bus fault, invalid data may be cached. This means that the next time the instruction that caused the bus fault is fetched, the processor core will get the invalid cached data without any bus fault. In order to avoid invalid cached data propagation to the processor core, software should manually invalidate icache by writing 1 to INVCACHE in MSC_CMD at the event of a bus fault.

In general it is highly recommended to keep the cache enabled all the time. However, for some sections of code with very low cache hitrate more energy-efficient execution can be achieved by disabling the cache temporarily. To measure the hit-rate of a code-section, the built-in performance counters can be used. Before the section, start the performance counters by writing 1 to STARTPC in MSC_CMD. This starts the performance counters, counting from 0. At the end of the section, stop the performance counters by writing 1 to STOPPC in MSC_CMD. The number of cache hits and cache misses for that section can then be read from MSC_CACHEHITS and MSC_CACHEMISSES respectively. The total number of 32-bit instruction fetches will be MSC_CACHEHITS + MSC_CACHEMISSES. Thus, the cache hit-ratio can be calculated as MSC_CACHEHITS / (MSC_CACHEHITS + MSC_CACHEMISSES). When MSC_CACHEHITS overflows the CHOF interrupt flag is set. When MSC_CACHEMISSES overflows the CMOF interrupt flag is set. These flags must be cleared explicitly by software. The range of the performance counters can thus be extended by increasing a counter in the MSC interrupt routine. The performance counters only count when a cache lookup is performed. If the lookup fails, MSC_CACHEMISSES is increased. If the lookup is successful, MSC_CACHEHITS is increased. For example, a cache lookup is not performed if the cache is disabled or the code is executed from RAM.

Note: When caching of vector fetches and instructions in interrupt routines is disabled (ICCDIS in MSC_READCTRL is set), the performance counters do not count when these types of fetches occur (i.e. while in interrupt context).

By default, interrupt vector fetches and instructions in interrupt routines are also cached. Some applications may get better cache utilization by not caching instructions in interrupt context. This is done by setting ICCDIS in MSC_READCTRL. You should only set this bit based on the results from a cache hit ratio measurement. In general, it is recommended to keep the ICCDIS bit cleared. Note that look-ups in the cache are still performed, regardless of the ICCDIS setting - but instructions are not cached when cache misses occur inside

the interrupt routine. So, for example, if a cached function is called from the interrupt routine, the instructions for that function will be taken from the cache.

The cache content is not retained in EM2, EM3 and EM4. The cache is therefore invalidated regardless of the setting of AIDIS in MSC_READCTRL when entering these energy modes. Applications that switch frequently between EM0 and EM2/3 and executes the very same non-looping code almost every time will most likely benefit from putting this code in RAM. The interrupt vectors can also be put in RAM to reduce current consumption even further.

7.3.12 Low Voltage Flash Read

The devices support low voltage flash reads. Because it takes a longer time to read from flash with a lower voltage supply MSC_READCTRL.MODE should be programmed accordingly. It is recommended that software should follow certain sequences for supply voltage scaling up and down. See the EMU chapter for details.

Flash write/erase is not supported in low voltage mode. Any write/erase command will be ignored if flash is operated in a low voltage mode and the interrupt flag MSC IF.LVEWRITE will be set.

7.3.13 Erase and Write Operations

Both page erase and write operations require that the address is written into the MSC_ADDRB register. For erase operations, the address may be any within the page to be erased. Load the address by writing 1 to the LADDRIM bit in the MSC_WRITECMD register. The LADDRIM bit only has to be written once when loading the first address. After each word is written the internal address register ADDR will be incremented automatically by 4. The INVADDR bit of the MSC_STATUS register is set if the loaded address is outside the flash and the LOCKED bit of the MSC_STATUS register is set if the page addressed is locked. Any attempts to command erase of or write to the page are ignored if INVADDR or the LOCKED bits of the MSC_STATUS register are set. To abort an ongoing erase, set the ERASEABORT bit in the MSC_WRITECMD register.

When a word is written to the MSC_WDATA register, the WDATAREADY bit of the MSC_STATUS register is cleared. When this status bit is set, software or DMA may write the next word.

A single word write is commanded by setting the WRITEONCE bit of the MSC_WRITECMD register. The operation is complete when the BUSY bit of the MSC_STATUS register is cleared and control of the flash is handed back to the AHB interface, allowing application code to resume execution.

For a DMA write the software must write the first word to the MSC_WDATA register and then set the WRITETRIG bit of the MSC WRITECMD register. DMA triggers when the WDATAREADY bit of the MSC_STATUS register is set.

It is possible to write words twice between each erase by keeping at 1 the bits that are not to be changed. Let us take as an example writing two 16 bit values, 0xAAAA and 0x5555. To safely write them in the same flash word this method can be used:

- Write 0xFFFFAAAA (word in flash becomes 0xFFFFAAAA)
- Write 0x5555FFFF (word in flash becomes 0x5555AAAA)

Note:

- There is a maximum of two writes to the same word between each erase due to a physical limitation of the flash.
- Flash write/erase is not supported in low voltage mode. Any write/erase command will be ignored if flash is operated in a low voltage mode and the interrupt flag MSC_IF.LVEWRITE will be set.
- During a write or erase, flash read accesses will be stalled, effectively halting code execution from flash. Code execution continues upon write/erase completion. Code residing in RAM may be executed during a write/erase operation.

7.3.13.1 Mass Erase

A mass erase can be initiated from software using ERASEMAIN0 MSC_WRITECMD. This command will start a mass erase of the entire flash. Prior to initiating a mass erase, MSC_MASSLOCK must be unlocked by writing 0x631A to it. After a mass erase has been started, this register can be locked again to prevent runaway code from accidentally triggering a mass erase.

The regular flash page lock bits will not prevent a mass erase. To prevent software from initiating mass erases, use the mass erase lock bits in the mass erase lock word (MLW).

7.4 Register Map

The offset register address is relative to the registers base address.

Offset	Name	Туре	Description
0x000	MSC_CTRL	RWH	Memory System Control Register
0x004	MSC_READCTRL	RWH	Read Control Register
0x008	MSC_WRITECTRL	RW	Write Control Register
0x00C	MSC_WRITECMD	W1	Write Command Register
0x010	MSC_ADDRB	RW	Page Erase/Write Address Buffer
0x018	MSC_WDATA	RW	Write Data Register
0x01C	MSC_STATUS	R	Status Register
0x030	MSC_IF	R	Interrupt Flag Register
0x034	MSC_IFS	W1	Interrupt Flag Set Register
0x038	MSC_IFC	(R)W1	Interrupt Flag Clear Register
0x03C	MSC_IEN	RW	Interrupt Enable Register
0x040	MSC_LOCK	RWH	Configuration Lock Register
0x044	MSC_CACHECMD	W1	Flash Cache Command Register
0x048	MSC_CACHEHITS	R	Cache Hits Performance Counter
0x04C	MSC_CACHEMISSES	R	Cache Misses Performance Counter
0x054	MSC_MASSLOCK	RWH	Mass Erase Lock Register
0x05C	MSC_STARTUP	RW	Startup Control
0x074	MSC_CMD	W1	Command Register
0x090	MSC_BOOTLOADERCTRL	RW	Bootloader Read and Write Enable, Write Once Register
0x094	MSC_AAPUNLOCKCMD	W1	Software Unlock AAP Command Register
0x098	MSC_CACHECONFIG0	RW	Cache Configuration Register 0

7.5 Register Description

7.5.1 MSC_CTRL - Memory System Control Register

7.0.1	oc_crice - Memory by		(ogiotoi															
Offset				Bi	it Positi	on												
0x000	30 30 28 28 27 27 26	23 24 25 23 24 23	20 2	7 3	15	4	5 5	7	9	တ α) <u> </u>		2	4	က	2	_	0
Reset										·	·			0	0	0	0	_
Access				N											₩ M	RW	X M	Z M
Name														TIMEOUTFAULTEN	IFCREADCLEAR	PWRUPONDEMAND	CLKDISFAULTEN	ADDRFAULTEN
Bit	Name	Reset	Access	Descrip	tion													
31:5	Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions															iver)-	
4	TIMEOUTFAULTEN	0	RW	Timeout Bus Fault Response Enable														
	When this bit is set, bus faults are generated when the bus system times out during an access, e.g., when reading a register from an LE peripheral that is changing too fast to get a stable value															S-		
3	IFCREADCLEAR	0	RW	IFC Rea	d Clear	s IF												
	This bit controls what	happens when a	an IFC reg	ister in a r	module i	s re	ad.											
	Value			Descript	tion													_
	0			IFC regi	ster read	ds 0	. No si	de-ef	fect v	when	read	ling.						_
	1			IFC regi rupt flag				e val	lue as	s IF, a	nd t	he co	rres	pon	ding	inte	er-	_
2	PWRUPONDEMAND	0	RW	Power l	Jp on D	ema	and Du	ring	Wak	e Up								
	When set, during wak issue power up reque					to is	ssue po	wer	up re	ques	t to (CMU.	lf n	ot se	et, w	rill al	way	'S
1	CLKDISFAULTEN	0	RW	Clock-d	lisabled	Bu	s Fault	Res	pons	se En	able)						
	When this bit is set, b	usfaults are gen	erated on a	accesses	to perip	hera	als/syst	em d	levice	es wit	h clo	cks	disal	oled				
0	ADDRFAULTEN	1	RW	Invalid	Address	s Bu	ıs Faul	t Re	spon	se E	nabl	е						
	When this bit is set, b	usfaults are gen	erated on a	accesses	to unma	appe	ed parts	of s	yster	n and	cod	le ad	dres	s sp	ace			

7.5.2 MSC_READCTRL - Read Control Register

Offset															Ві	it Po	siti	on														
0x004	31	30	29	28	27	26	25	24	23	22	21	20	19	9	17	16	15	4	13	12	7	10	6	8	7	9	5	4	3	2	_	0
Reset		•		0		•	3	Š					•	•									0	_			0	0	0			
Access				W.			1/4/0	I A Y															RW	RW			W.	RW	RW			
Name				SCBTP				M C C C C															USEHPROT	PREFETCH			ICCDIS	AIDIS	IFCDIS			

Bit	Name	Reset	Access	Description
31:29	Reserved	To ensure contions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
28	SCBTP	0	RW	Suppress Conditional Branch Target Perfetch

Enable suppressed Conditional Branch Target Prefetch (SCBTP) function. SCBTP saves energy by delaying Cortex-M conditional branch target prefetches until the conditional branch instruction is in the execute stage. When the instruction reaches this stage, the evaluation of the branch condition is completed and the core does not perform a speculative prefetch of both the branch target address and the next sequential address. With the SCBTP function enabled, one instruction fetch is saved for each branch not taken, with a negligible performance penalty.

27:26	Reserved	To ensure tions	compatibility	with future devices, always write bits to 0. More information in 1.2 Conven-
25:24	MODE	0x1	RWH	Read Mode

After reset, the core clock is 19 MHz from the HFRCO and the MODE field of MSC_READCTRL register is set to WS1. The reset value is WS1 because the HFRCO may produce a frequency above 19 MHz before it is calibrated. A large wait states is associated with high frequency. When changing to a higher frequency, this register must be set to a large wait states first before the core clock is switched to the higher frequency. When changing to a lower frequency, this register should be set to lower wait states after the frequency transition has been completed. If the HFRCO is used as clock source, wait until the oscillator is stable on the new frequency to avoid unpredictable behavior. See Flash Wait-States table for the corresponding threshold for different wait-states.

	Value	Mode		Description
	0	WS0		Zero wait-states inserted in fetch or read transfers
	1	WS1		One wait-state inserted for each fetch or read transfer. See Flash Wait-States table for details
	2	WS2		Two wait-states inserted for eatch fetch or read transfer. See Flash Wait-States table for details
	3	WS3		Three wait-states inserted for eatch fetch or read transfer. See Flash Wait-States table for details
3:10	Reserved	To ensure tions	compatibility	with future devices, always write bits to 0. More information in 1.2 Conven-
	USEHPROT	0	RW	AHB_HPROT Mode
	Use ahb_hrpot to	determine if the	instruction is	s cacheable or not
	PREFETCH	1	RW	Prefetch Mode
	Set to configure le	evel of prefetching	ng.	
::6	Reserved	To ensure	compatibility	with future devices, always write bits to 0. More information in 1.2 Conven-

Bit	Name	Reset	Access	Description										
5	ICCDIS	0	RW	Interrupt Context Cache Disable										
		,	-	ector fetches and instruction fetches in interrupt context. Cache lookup will the performance counters will not count when these types of fetches occur.										
4	AIDIS	0 RW Automatic Invalidate Disable												
	When this bit is set th	e cache is not a	utomaticall	y invalidated when a write or page erase is performed.										
3	IFCDIS	0	RW	Internal Flash Cache Disable										
	Disable instruction ca	che for internal t	flash memo	ory.										
2:0	Reserved	To ensure con tions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-										

7.5.3 MSC_WRITECTRL - Write Control Register

Offset															Bi	t Po	siti	on														
0x008	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	9	6	8	7	9	5	4	က	2	_	0
Reset		•	•	•			•	•		•	•		•	•	•		•		•		•		•		•		•			•	0	0
Access																															₩ M	RW
Name																															IRQERASEABORT	WREN

Bit	Name	Reset	Access	Description
31:2	Reserved	To ensure con tions	npatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
1	IRQERASEABORT	0	RW	Abort Page Erase on Interrupt
	When this bit is set to from Flash will halt the		1 interrupt	aborts any current page erase operation. Executing that interrupt vector
0	WREN	0	RW	Enable Write/Erase Controller
	When this bit is set, th	ne MSC write an	d erase fu	nctionality is enabled

7.5.4 MSC_WRITECMD - Write Command Register

Offset				В	it Positi	ion													
0x00C	33 33 25 28 29 26 27 26 26	23 23 22 22 23 23 23 23 23 23 23 23 23 2	20 20 10 10 10 10 10 10 10 10 10 10 10 10 10	7 3	16	41	5 3	7 5	= {	9	8	7	9	2	4	က	2	_	0
Reset								0			0			0	0	0	0	0	0
Access								×			W Y			W W	W M	W W	W1	W1	M
Name								CLEARWDATA			ERASEMAINO			ERASEABORT	WRITETRIG	WRITEONCE	WRITEEND	ERASEPAGE	LADDRIM
Bit	Name	Reset	Access	Descrip	otion														
31:13	Reserved	To ensure contions	npatibility v	vith future	device	s, alv	vays	write	bit	s to 0.	Мо	re in	forn	natic	n in	1.2	Cor	nven	1-
12	CLEARWDATA	0	W1	Clear W	/DATA S	State)												
	Will set WDATAREAD	Y and DMA req	uest. Shou	ıld only be	e used v	vhen	no w	rite i	s a	ctive.									
11:9	Reserved	To ensure contions	npatibility v	vith future	device	s, alv	ways	write	bit	s to 0.	Мо	re in	forn	natic	n in	1.2	Cor	nven	i -
8	ERASEMAIN0	0	W1	Mass E	rase Re	gior	า 0												
		ate mass erase of region 0. Before use MSC_MASSLOCK must be unlocked. To completely prevent access from sof e, clear bit 0 in the mass erase lock-word (MLW)															soft	. -	
7:6	Reserved																nven	1-	
5	ERASEABORT	0	W1	Abort E	rase Se	eque	nce												
	Writing to this bit will a	abort an ongoing	g erase sec	quence.															
4	WRITETRIG	0	W1	Word W	/rite Se	quer	nce T	rigg	er										
	Start write of the first timeout. When ADDR two words are require	is incremented	past the p	age boun	idary, Al	DDR													
3	WRITEONCE	0	W1	Word W	/rite-On	ce T	rigge	er											
	Write the word in MS completes. The WREI is written, but the inter	N bit in the MSC	_WRITEC	TRL regis	ster mus	t be	set ir	ord	er to	o use	this	com	ımar	nd. (Only	a si	ngle	wo	rd
2	WRITEEND	0	W1	End Wr	ite Mod	le													
	Write 1 to end write m	ode when using	the WRIT	ETRIG co	ommano	d.													
1	ERASEPAGE	0	W1	Erase F	age														
	Erase any user define be set in order to use	. •	by the MS	SC_ADDF	RB regis	ter. 1	Γhe V	VRE	N bi	t in th	e MS	SC_	WRI	TEC	CTR	L re	giste	er m	ust
0	LADDRIM	0	W1	Load M	SC_AD	DRB	Into	ADI	DR										
	Load the internal write mented automatically the base of the page.																		

7.5.5 MSC_ADDRB - Page Erase/Write Address Buffer

Offset															Bit	t Po	siti	on														
0x010	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	5	4	က	2	_	0
Reset																000000000000000000000000000000000000000	000000000000000000000000000000000000000															
Access																2	2															
Name																9000	מצומ															
Rit	Na	mo					Po	sot			۸۵	cocc		Dos	crin	tion																

Bit Name Reset Access Description

31:0 ADDRB 0x00000000 RW Page Erase or Write Address Buffer

This register holds the page address for the erase or write operation. This register is loaded into the internal MSC_ADDR register when the LADDRIM field in MSC_WRITECMD is set.

7.5.6 MSC_WDATA - Write Data Register

Offset															Bi	t Po	siti	on														
0x018	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	5	4	က	2	_	0
Reset																000000000000000000000000000000000000000	nnnnnnnn															
Access																2	<u>}</u>															
Name																A F A C / A /	Y CA															

Bit	Name	Reset	Access	Description
31:0	WDATA	0x00000000	RW	Write Data
	The data to be written MSC_STATUS is set.	to the address i	n MSC_A[DDR. This register must be written when the WDATAREADY bit of

7.5.7 MSC_STATUS - Status Register

7.5.7 MS	SC_STATUS - St	atus Register		
Offset				Bit Position
0x01C	30 29 28 28	27 26 25 24	22 23 20 20 20	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Reset	0×0	0×0		0 0 0 7 0 0 0
Access	~	<u>~</u>		~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~
Name	PWRUPCKBDFAILCOUNT	WDATAVALID		PCRUNNING ERASEABORTED WORDTIMEOUT WDATAREADY INVADDR LOCKED BUSY
Bit	Name	Reset	Access	s Description
31:28	PWRUPCKBD COUNT	FAIL- 0x0	R	Flash Power Up Checkerboard Pattern Check Fail Count
	This field tells I	how many times	s checkboard patt	ttern check fail occured after a reset sequence.
27:24	WDATAVALID	0x0	R	Write Data Buffer Valid Flag
	This field tells I	how many valid	data in the write	e buffer, each bit indicates one buffer entry
23:7	Reserved	To ens tions	ure compatibility	with future devices, always write bits to 0. More information in 1.2 Conven-
6	PCRUNNING	0	R	Performance Counters Running
	This bit is set we this bit is cleared		nance counters a	are running. When one performance counter reaches the maximum value,
5	ERASEABORT	TED 0	R	The Current Flash Erase Operation Aborted
	When set, the	current erase o	peration was abo	orted by interrupt.
4	WORDTIMEO		R	Flash Write Word Timeout
	flash is returne		terface. This bit is	itten within the timeout. The flash write operation timed out and access to the is cleared when the ERASEPAGE, WRITETRIG or WRITEONCE commands
3	WDATAREAD'	Y 1	R	WDATA Write Ready
				TA is read by MSC Flash Write Controller and the register may be updated This bit is cleared when writing to MSC_WDATA.
2	INVADDR	0	R	Invalid Write Address or Erase Page
	Set when softw	vare attempts to	load an invalid ((unmapped) address into ADDR
1	LOCKED	0	R	Access Locked
	When set, the	last erase or wr	ite is aborted due	e to erase/write access constraints
0	BUSY	0	R	Erase/Write Busy

When set, an erase or write operation is in progress and new commands are ignored

7.5.8 MSC_IF - Interrupt Flag Register

Offset															Bi	t Po	siti	on														
0x030	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	တ	ω	7	9	2	4	က	2	_	0
Reset		•		•		•								•										0		0	0	0	0	0	0	0
Access																								œ		œ	œ	œ	œ	2	œ	<u>~</u>
Name																								LVEWRITE		WDATAOV	ICACHERR	PWRUPF	CMOF	CHOF	WRITE	ERASE

Name	Reset	Access	Description
Reserved	To ensure con tions	npatibility w	vith future devices, always write bits to 0. More information in 1.2 Conven-
LVEWRITE	0	R	Flash LVE Write Error Flag
If one, flash controller	write command	received v	vhile in LVE mode
Reserved	To ensure con tions	npatibility w	vith future devices, always write bits to 0. More information in 1.2 Conven-
WDATAOV	0	R	Flash Controller Write Buffer Overflow
If one, flash controller	write buffer ove	rflow detec	oted
ICACHERR	0	R	ICache RAM Parity Error Flag
If one, iCache RAM pa	arity Error detec	ted	
PWRUPF	0	R	Flash Power Up Sequence Complete Flag
Set after MSC_CMD.F	PWRUP receive	d, flash po	wered up complete and ready for read/write
CMOF	0	R	Cache Misses Overflow Interrupt Flag
Set when MSC_CACH	HEMISSES over	flows	
CHOF	0	R	Cache Hits Overflow Interrupt Flag
Set when MSC_CACH	HEHITS overflow	vs	
WRITE	0	R	Write Done Interrupt Read Flag
Set when a write is do	one		
ERASE	0	R	Erase Done Interrupt Read Flag
Set when erase is dor	ne		
	Reserved LVEWRITE If one, flash controller Reserved WDATAOV If one, flash controller ICACHERR If one, iCache RAM paragraphy PWRUPF Set after MSC_CMD.F CMOF Set when MSC_CACH CHOF Set when MSC_CACH WRITE Set when a write is do ERASE	Reserved To ensure contions LVEWRITE If one, flash controller write command Reserved To ensure contions WDATAOV If one, flash controller write buffer ove ICACHERR If one, iCache RAM parity Error detect PWRUPF O Set after MSC_CMD.PWRUP receive CMOF O Set when MSC_CACHEMISSES over CHOF O Set when MSC_CACHEHITS overflow WRITE O Set when a write is done	Reserved To ensure compatibility we tions LVEWRITE If one, flash controller write command received we tions WDATAOV Reserved To ensure compatibility we tions WDATAOV If one, flash controller write buffer overflow detected ICACHERR Reserved Reser

7.5.9 MSC_IFS - Interrupt Flag Set Register

Offset															Ві	t Po	siti	on														
0x034	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	တ	ω	7	9	5	4	က	2	_	0
Reset			'		'	•								•	'							•		0		0	0	0	0	0	0	0
Access																								W W		W W	W W	W M	M	W1	W M	W1
Name																								LVEWRITE		WDATAOV	ICACHERR	PWRUPF	CMOF	CHOF	WRITE	ERASE

Bit	Name	Reset	Access	Description
31:9	Reserved	To ensure cor tions	mpatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
8	LVEWRITE	0	W1	Set LVEWRITE Interrupt Flag
	Write 1 to set the LVE	WRITE interrup	t flag	
7	Reserved	To ensure cor tions	mpatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
6	WDATAOV	0	W1	Set WDATAOV Interrupt Flag
	Write 1 to set the WD	ATAOV interrup	t flag	
5	ICACHERR	0	W1	Set ICACHERR Interrupt Flag
	Write 1 to set the ICA	CHERR interrup	ot flag	
4	PWRUPF	0	W1	Set PWRUPF Interrupt Flag
	Write 1 to set the PW	RUPF interrupt	flag	
3	CMOF	0	W1	Set CMOF Interrupt Flag
	Write 1 to set the CM	OF interrupt flag	l	
2	CHOF	0	W1	Set CHOF Interrupt Flag
	Write 1 to set the CH	OF interrupt flag		
1	WRITE	0	W1	Set WRITE Interrupt Flag
	Write 1 to set the WR	ITE interrupt flag	g	
0	ERASE	0	W1	Set ERASE Interrupt Flag
	Write 1 to set the ER	ASE interrupt fla	g	
-				

7.5.10 MSC_IFC - Interrupt Flag Clear Register

Offset													В	it F	Posit	ion														
0x038	30	88	27	26	25	24	23	22	21	20	19	8	17	16	15	4	13	12	7	10	6	_∞	7	9	5	4	က	2	1	0
Reset			'										1									0		0	0	0	0	0	0	0
Access																						(R)W1		(R)W1	(R)W1	(R)W1	(R)W1	(R)W1	(R)W1	(R)W1
Name																						LVEWRITE		WDATAOV	ICACHERR	PWRUPF	CMOF	CHOF	WRITE	ERASE
Bit	Name				Res	set			Ac	ces	s	Des	scrip	otic	on															
31:9	Reserve	d			To e		ure (con	npati	ibilit	y wi	ith f	uture	e de	evice	s, al	wa	ys wi	ite k	its to	O. I	Mor	re in	forn	natio	on in	1.2	Coi	nver)-
8	LVEWRI	TE			0				(R)W1		Cle	ar L	VE	WRI	TE I	nte	rrupt	t Fla	g										
	Write 1 t flags (Th													urn	s the	val	ue	of the	e IF	and (clea	rs tl	he c	orre	spo	ndin	ng in	terrı	ıpt	
7	Reserve	d			To e		ure (con	npati	ibilit	y wi	ith f	uture	e de	evice	s, al	wa	ys wi	ite k	its to	0. 1	Mor	re in	forn	natio	on in	1.2	Coi	nven)-
6	WDATA	OV			0				(R)W1		Cle	ar W	VD/	ATAC)V Ir	nte	rrupt	Fla	g										
	Write 1 t flags (Th													urn	s the	valu	ue d	of the	e IF a	and o	clear	s th	ne c	orre	spo	ndin	g in	terru	ıpt	
5	ICACHE	.RR			0				(R)W1		Cle	ar IC	CAC	CHE	RR I	nte	rrup	t Fla	ıg										
	Write 1 t flags (Th													turr	ns th	e val	lue	of th	e IF	and	clea	ırs t	he d	corre	espo	ndir	ng ir	nterr	upt	
4	PWRUP	F			0				(R)W1		Cle	ar P	WF	RUPI	- Int	err	upt F	Flag											
	Write 1 t (This fea											ing	retur	rns	the	/alue	e of	the	IF aı	nd cl	ears	the	e co	rres	pon	ding	inte	errup	t fla	gs
3	CMOF				0				(R))W1		Cle	ar C	MC	OF In	terr	upt	Flaç	3											
	Write 1 t (This fea											ret	urns	the	e valu	ie of	f the	e IF a	and (clear	s the	e cc	rres	spor	ndin	g int	erru	pt fla	ags	
2	CHOF				0				(R)W1		Cle	ar C	НС	OF In	terrı	upt	Flag	J											
	Write 1 t (This fea											retu	ırns	the	valu	e of	the	e IF a	ind o	elears	s the	e co	rres	pon	ding	g inte	erru	pt fla	ags	
1	WRITE				0				(R)W1		Cle	ar W	VRI	ITE I	nteri	rup	t Fla	g											
	Write 1 t (This fea											g ret	turns	th	e val	ue o	f th	e IF	and	clea	rs th	e c	orre	spo	ndin	g in	terru	ıpt f	ags	
0	ERASE				0				(R)W1		Cle	ar E	RA	SE I	nter	rup	t Fla	ag											
	Write 1 t (This fea											g re	turns	s th	ie va	lue c	of th	ne IF	and	clea	rs th	ne c	orre	espo	ndir	ng in	terr	upt f	lags	;

7.5.11 MSC_IEN - Interrupt Enable Register

Offset			Bit Position																													
0x03C	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	80	7	9	2	4	က	2	_	0
Reset		'	'	•	'	•							•	•	'		•		•				•	0		0	0	0	0	0	0	0
Access																								₩ W		R W	₩ N	R W	₩ W	W.	₩ W	W.
Name																								LVEWRITE		WDATAOV	ICACHERR	PWRUPF	CMOF	CHOF	WRITE	ERASE

Bit	Name	Reset	Access	Description
31:9	Reserved	tions	отраньшіх у	vith future devices, always write bits to 0. More information in 1.2 Conven-
8	LVEWRITE	0	RW	LVEWRITE Interrupt Enable
	Enable/disable th	e LVEWRITE inte	rrupt	
7	Reserved	To ensure o	ompatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
6	WDATAOV	0	RW	WDATAOV Interrupt Enable
	Enable/disable th	e WDATAOV inter	rupt	
5	ICACHERR	0	RW	ICACHERR Interrupt Enable
	Enable/disable th	e ICACHERR inte	errupt	
4	PWRUPF	0	RW	PWRUPF Interrupt Enable
	Enable/disable th	e PWRUPF interr	upt	
3	CMOF	0	RW	CMOF Interrupt Enable
	Enable/disable th	e CMOF interrupt		
2	CHOF	0	RW	CHOF Interrupt Enable
	Enable/disable th	e CHOF interrupt		
1	WRITE	0	RW	WRITE Interrupt Enable
	Enable/disable th	e WRITE interrup	t	
0	ERASE	0	RW	ERASE Interrupt Enable
	Enable/disable th	e ERASE interrup	t	

7.5.12 MSC_LOCK - Configuration Lock Register

Offset															Bi	t Pc	sitio	on														
0x040	33	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	∞	7	9	2	4	က	7	_	0
Reset										•															nnnn				•			
Access																									[} Y							
Name																								71111	LOCAN							

Bit	Name	Reset	Access	Description
31:16	Reserved	To ensure co	ompatibility	with future devices, always write bits to 0. More information in 1.2 Conven-
15:0	LOCKKEY	0x0000	RWH	Configuration Lock

Write any other value than the unlock code to lock access to MSC_CTRL, MSC_READCTRL, MSC_WRITECMD, MSC_STARTUP and MSC_AAPUNLOCKCMD. Write the unlock code to enable access. When reading the register, bit 0 is set when the lock is enabled.

Mode	Value	Description
Read Operation		
UNLOCKED	0	MSC registers are unlocked
LOCKED	1	MSC registers are locked
Write Operation		
LOCK	0	Lock MSC registers
UNLOCK	0x1B71	Unlock MSC registers

7.5.13 MSC_CACHECMD - Flash Cache Command Register

Offset															Bi	t Po	siti	on														
0x044	31	30	29	28	27	26	25	24	23	22	21	20	19	9	17	16	15	4	13	12	7	10	6	œ	7	9	2	4	က	2	_	0
Reset		•	'	•								•		•				'						•				•		0	0	0
Access																														W1	W	W W
Name																														STOPPC	STARTPC	INVCACHE

Bit	Name	Reset	Access	Description
31:3	Reserved	To ensure o	compatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
2	STOPPC	0	W1	Stop Performance Counters
	Use this commant	bit to stop the pe	erformance c	ounters.
1	STARTPC	0	W1	Start Performance Counters
	Use this command	d bit to start the p	erformance o	counters. The performance counters always start counting from 0.
0	INVCACHE	0	W1	Invalidate Instruction Cache
	Use this register to	o invalidate the ir	nstruction cac	che.

7.5.14 MSC_CACHEHITS - Cache Hits Performance Counter

Offset															Bi	t Po	siti	on														
0x048	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	=	10	6	8	7	9	5	4	က	7	_	0
Reset					•		•			1													0000000									
Access																						ſ	Y									
Name																						i L	CACHEHIIS									

Bit	Name	Reset	Access	Description
31:20	Reserved	To ensure cor tions	mpatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
19:0	CACHEHITS	0x00000	R	Cache Hits Since Last Performance Counter Start Command
	Use to measure cach	e performance f	or a particu	ular code section.

7.5.15 MSC_CACHEMISSES - Cache Misses Performance Counter

Use to measure cache performance for a particular code section.

Offset															Bi	t Po	siti	on															
0x04C	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	41	13	12	7	,	2 ြ	α	,	7	9	5	4	3	2	_	0
Reset																							0x00000										
Access										SES R																							
Name																							CACHEMISSES										
Bit	Na	me					Re	set			Ac	ces	S	Des	crip	tior	1																
31:20	Re	serve	ed				To tio		ure (com	pati	bility	/ wi	th fu	ture	dev	vices	s, alv	vay	s wr	ite b	oits	s to C	. Mo	ore	e inf	orn	natic	n ir	1.2	Col	nver	7-
19:0	CA	CHE	MIS	SE	S		0x0	0000	00		R			Cac	he N	/liss	es (Sinc	e L	ast	Perl	fo	rmar	се	Сс	oun	ter	Sta	rt C	omr	nan	d	

7.5.16 MSC_MASSLOCK - Mass Erase Lock Register

Offset															Bi	t Po	siti	on														
0x054	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	ω	7	9	5	4	က	2	_	0
Reset							•		•															200	100000						•	
Access																								- 1/4/0								
Name																								\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	L C C S L C S L C							

Bit	Name	Reset	Access	Description
31:16	Reserved	To ensure c	ompatibility	with future devices, always write bits to 0. More information in 1.2 Conven-
15:0	LOCKKEY	0x0001	RWH	Mass Erase Lock

Write any other value than the unlock code to lock access the the ERASEMAINn commands. Write the unlock code 631A to enable access. When reading the register, bit 0 is set when the lock is enabled. Locked by default.

Mode	Value	Description
Read Operation		
UNLOCKED	0	Mass erase unlocked
LOCKED	1	Mass erase locked
Write Operation		
LOCK	0	Lock mass erase
UNLOCK	0x631A	Unlock mass erase

7.5.17 MSC_STARTUP - Startup Control

Offset															Bi	it Po	siti	on														
0x05C	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	7	10	6	∞	7	9	5	4	က	2	_	0
Reset			0x1			0	_	-	0000 OX04D																							
Access			∑			X N	₹	Z M							2	<u>}</u>											Ž	≩				
Name			STWS			STWSAEN	STWSEN	ASTWAIT							2 CF2	SIDLY											2	SIDLYU				

	ST	STI		ES		STI
Bit	Name	Reset	Access	Description		
31	Reserved	To ensure c tions	ompatibility	with future devices, always wr	ite bits t	o 0. More information in 1.2 Conven-
30:28	STWS	0x1	RW	Startup Waitstates		
	Active wait for fla	sh startup startup	after SDLY0			
27	Reserved	To ensure c tions	ompatibility	with future devices, always wr	ite bits t	o 0. More information in 1.2 Conven-
26	STWSAEN	0	RW	Startup Waitstates Always	Enable)
	Use the number	of waitstates given	by STWS d	uring startup always.		
25	STWSEN	1	RW	Startup Waitstates Enable)	
	Use the number	of waitstates given	by STWS d	uring startup. During the optio	nal STD	LY1 timeout.
24	ASTWAIT	1	RW	Active Startup Wait		
	Active wait for fla	sh startup startup	after SDLY0			
23:22	Reserved	To ensure c	ompatibility	with future devices, always wr	ite bits t	o 0. More information in 1.2 Conven-
21:12	STDLY1	0x001	RW	Startup Delay 0		
	fore starting up s		ne reset valu	e of this field may differ from t		artup sampling will be attempted be- e shown in this description. The reset
11:10	Reserved	To ensure c	ompatibility	with future devices, always wr	ite bits t	o 0. More information in 1.2 Conven-
9:0	STDLY0	0x04D	RW	Startup Delay 0		
				Note that the reset value of th device is the optimal value.	is field r	nay differ from the value shown in this

7.5.18 MSC_CMD - Command Register

Offset															Bi	it Po	siti	on														
0x074	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	41	13	12	7	10	6	8	7	9	5	4	က	2	_	0
Reset				•																	•											0
Access																																M
Name																																PWRUP

Bit	Name	Reset	Access	Description
31:1	Reserved	To ensure co	mpatibility (with future devices, always write bits to 0. More information in 1.2 Conven-
0	PWRUP	0	W1	Flash Power Up Command
	Write to this bit to po	wer up the Flasi	n. IRQ PWF	RUPF will be fired when power up sequence completed.

7.5.19 MSC_BOOTLOADERCTRL - Bootloader Read and Write Enable, Write Once Register

Offset															Bi	t Pc	siti	on														
0x090	31	30	29	28	27	26	25	24	23	22	21	20	19	8	17	16	15	4	13	12	7	10	6	8	7	9	5	4	က	2	_	0
Reset																															0	0
Access																															RW	RW
Name																															BLWDIS	BLRDIS

Bit	Name	Reset	Access	Description
31:2	Reserved	To ensure con tions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
1	BLWDIS	0	RW	Flash Bootloader Write/Erase Disable
	Controls write/erase a disabled.	ccess of the flas	sh bootload	der pages. When cleared, write/erase is enabled. When set, write/erase is
0	BLRDIS	0	RW	Flash Bootloader Read Disable
	Controls read access	of the flash boo	tloader pag	ges. When cleared, read is enabled. When set, read is disabled.

7.5.20 MSC_AAPUNLOCKCMD - Software Unlock AAP Command Register

Offset															Bi	t Po	siti	on														
0x094	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	41	13	12	7	10	6	8	7	9	5	4	က	2	_	0
Reset																																0
Access																																W 1
Name																																UNLOCKAAP


Bit	Name	Reset	Access	Description
31:1	Reserved	To ensure cor tions	npatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
0	UNLOCKAAP	0	W1	Software Unlock AAP Command
				ble when bit 31 of the AAP Lock Word (ALW) in flash is set to 1. If bit 31 of has no effect. Register is writable only when MSC_LOCK is unlocked

7.5.21 MSC_CACHECONFIG0 - Cache Configuration Register 0

Offset		Bit Position													
0x098	33 30 29 27 27 26	2 3 4 5 2 5 7 7 9 9 9 1 1 1 2 1 3 1 4 5 2 5 2 5 2 5 2 5 2 5 2 5 2 5 2 5 2 5	1 - 0												
Reset			0x3												
Access			A S												
Name			CACHELPLEVEL												
Bit	Name Reset Access Description Reserved To ensure compatibility with future devices, always write bits to 0. More information in														
31:2	Reserved	To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Ctions	onven-												
1:0	CACHELPLEVEL Use this to set the lov	0x3 RW Instruction Cache Low-Power Level w-power level of the cache. In general, the default setting is best for most applications.													
	Value	Mode Description													
	0	BASE Base instruction cache functionality.													
	1	ADVANCED Advanced buffering mode, where the cache uses the fetch pattern predict highly accessed data and store it in low-energy memory.	n to												
	3	MINACTIVITY Minimum activity mode, which allows the cache to minimize activity logic that it predicts has a low probability being used. This mode introduce wait-states into the instruction fetch stream when the exits one of its low-activity states. The number of wait-states introfess is small, but users running with 0-wait-state memory and wishing duce the variability that the cache might introduce with additional states may wish to lower the cache low-power level. Note, this includes the advanced buffering mode functionality.	le can cache duced to re- I wait-												

8. LDMA - Linked DMA Controller





Quick Facts

What?

The LDMA controller can move data without CPU intervention, effectively reducing the energy consumption for a data transfer.

Why?

The LDMA can perform data transfers more energy efficiently than the CPU and allows autonomous operation in low energy modes. For example the LEUART can provide full UART communication in EM2 Deep Sleep, consuming only a few μA by using the LDMA to move data between the LEUART and RAM.

How?

The LDMA controller has multiple highly configurable, prioritized DMA channels. A linked list of flexible descriptors makes it possible to tailor the controller to the specific needs of an application.

8.1 Introduction

The Linked Direct Memory Access (LDMA) controller performs memory transfer operations independently of the CPU. This has the benefit of reducing the energy consumption and the workload of the CPU, and enables the system to stay in low energy modes while still routing data to memory and peripherals. For example, moving data from the LEUART to memory or memory to LEUART. Each of the DMA channels on the EFR32 can be connected to any of the EFR32 peripherals.

8.1.1 Features

- · Flexible Source and Destination transfers
 - · Memory-to-memory
 - · Memory-to-peripheral
 - · Peripheral-to-memory
 - · Peripheral-to-peripheral
- · DMA transfers triggered by peripherals, software, or linked list
- · Single or multiple data transfers for each peripheral or software request
- · Inter-channel and hardware event synchronization via trigger and wait functions
- · Supports single or multiple descriptors
 - · Single descriptor
 - · Linked list of descriptors
 - · Circular and ping-pong buffers
 - · Scatter-Gather
 - Looping
 - · Pause and restart triggered by other channels
 - · Sophisticated flow control which can function without CPU interaction
- · Channel arbitration includes:
 - · Fixed priority
 - · Simple round robin
 - · Round robin with programmable multiple interleaved entries for higher priority requesters
- · Programmable data size and source and destination address strides
- · Programmable interrupt generation at the end of each DMA descriptor execution
- · Little-endian/big-endian conversion
- · DMA write-immediate function

8.2 Block Diagram

An overview of the LDMA and the modules it interacts with is shown in Figure 8.1 LDMA Block Diagram on page 155.




Figure 8.1. LDMA Block Diagram

The Linked DMA Controller consists of three main parts

- · A DMA core that executes transfers and communicates status to the core
- · A channel select block that routes peripheral DMA requests and acknowledge signals to the DMA
- · A set of internal channel configuration registers for tracking the progress of each DMA channel

The DMA has access to all system memory through the AHB bus and the AHB->APB bridge. It can load channel descriptors from memory with no CPU intervention.

8.3 Functional Description

The Linked DMA Controller is highly flexible. It is capable of transferring data between peripherals and memory without involvement from the processor core. This can be used to increase system performance by off-loading the processor from copying large amounts of data or avoiding frequent interrupts to service peripherals needing more data or having available data. It can also be used to reduce the system energy consumption by making the LDMA work autonomously with some EM2/3 peripherals for data transfer without having to wake up the processor core from sleep.

The Linked DMA Controller has 8 independent channels. Each of these channels can be connected to any of the available peripheral DMA transfer request input sources by writing to the channel configuration registers, see 8.3.2 Channel Configuration. In addition, each channel can also be triggered directly by software, which is useful for memory-to-memory transfers.

The channel descriptors determine what the Linked DMA Controller will do when it receives DMA transfer request. The initial descriptor is written directly to the LDMA's channel registers. If desired, the initial descriptor can link to additional linked descriptors stored in memory (RAM or Flash). Alternatively, software may also load the initial descriptor by writing the descriptor address to the LDMA_CHx_LINK register and then setting the corresponding bit the LDMA_LINKLOAD register.

Before enabling a channel, the software must take care to properly configure the channel registers including the link address and any linked descriptors. When a channel is triggered, the Linked DMA Controller will perform the memory transfers as specified by the descriptors. A descriptor contains the memory address to read from, the memory address to write to, link address of the next descriptor, the number of bytes to be transferred, etc. The channel descriptor is described in detail in 8.3.7 Channel Descriptor Data Structure.

The Linked DMA Controller supports both fixed priority and round robin arbitration. The number of fixed and round robin channels is programmable. For round robin channels, the number of arbitration slots requested for each channel is programmable. Using this scheme, it is possible to ensure that timing-critical transfers are serviced on time.

DMA transfers take place by reading a block of data at a time from the source, storing it in the LDMA's local FIFO, then writing the block out to the destination from the FIFO. Interrupts may optionally be signaled to the CPU's interrupt controller at the end of any DMA transfer or at the completion of a descriptor if the DONEIFSEN bit is set. An AHB error will always generate an interrupt.

8.3.1 Channel Descriptor

Each DMA channel has descriptor registers. A transfer can be initialized by software writing to the registers or by the DMA itself copying a descriptor from RAM to memory. When using a linked list of descriptors the first descriptor should be initialized by the CPU. The DMA itself will then copy linked descriptors to its descriptor registers as required. In addition to manually initializing the first transfer, software may also cause the LDMA to load the initial descriptor by writing the descriptor address to the LDMA_CHx_LINK register and then setting the corresponding bit the LDMA_LINKLOAD register.

The contents of the descriptor registers are dynamically updated during the DMA transfer. The contents of descriptors in memory are not edited by the controller.

Some descriptor field values are only used for linked descriptors. For example, the SRCMODE and DSTMODE bits of the LDMA_CHx_CTRL registers determine if a linked descriptor is using relative or absolute addressing. Software writes to the address registers will always use absolute addressing and never set these bits. Therefore, these bits are read only.

8.3.1.1 DMA Transfer Size

A DMA transfer is the smallest unit of data that can be transfered by the LDMA. The LDMA supports byte, half-word and word sized transfers. The SIZE field in the LDMA_CHx_CTRL register specifies the data width of one DMA transfer.

8.3.1.2 Source/Destination Increments

The SRCINC and DSTINC in the LDMA_CHx_CTRL register determines the increment between DMA transfers. The increment is in units of DMA transfers and using an increment size of 1 will transfer contiguous bytes, half-words, or words depending on the value of the SIZE field. Multiple unit increments are useful for transferring or packing/unpacking alligned data. For example using an increment of 4 with a size of BYTE will transfer word aligned bytes. An increment of 2 units with a size of HALFWORD is suitable for the transfer of word aligned half-word data. The LDMA can also pack or unpack data by using a different increment size for source and destination. For example - to convert from word aligned byte data (unpacked) to contiguous byte data (packed), set the SIZE to BYTE, SRCINC to 4, and DSTINC to 1.

SIZE may also be set to NONE which will cause the LDMA to read or write the same location for every DMA transfer. This is usefull for accessing peripheral FIFO or data registers.

8.3.1.3 Block Size

The block size defines the amount of data transferred in one arbitration. It consists of one or more DMA transfers. See 8.3.6.1 Arbitration Priority for more details.

8.3.1.4 Transfer Count

The descriptor transfer count defines how many DMA transfers to perform. The number of bytes transferred by the descripter will depend on both the transfer count XFERCNT and the SIZE field settings. TOTAL_BYTES = XFERCNT * SIZE

8.3.1.5 Descriptor List

A descriptor list consists of one or more descriptors which are executed in serially. This list may be a simple sequence of descriptors, a loop of descriptors, or a combination of the two.

Each descriptor in the list can be one of several types.

- Single Transfer descriptor: Transfers TOTAL_BYTES of data and then stops.
- · Linked Transfer descriptor: Transfers TOTAL_BYTES of data and then loads the next linked descriptor.
- Loop Transfer descriptor: Transfers TOTAL BYTES of data and performs loop control (see 8.3.2.2 Loop Counter).
- Sync descriptor: Handle synchronization of the list with other entities (see 8.3.7.2 SYNC Descriptor Structure).
- WRI descriptor: Writes a value to a location in memory (see 8.3.7.3 WRI Descriptor Structure).

8.3.1.6 Addresses

Before initiating a transfer, software should write the source address, destination address, and if applicable the link address to the descriptor registers. Alternatively, software may load a descriptor from memory by writing the descriptor address to the LDMA_CHx_LINK register and setting the corresponding bit in the LDMA_LINKLOAD register.

During a DMA transfer, the DMA source and destination address registers are pointers to the next transfer address. The LDMA will update the SRC and DST addresses after each transfer. If software halts a DMA transfer by clearing the enable bit, the SRC and DST addresses will indicate the next transfer address.

When a desriptor is finished the DMA will either halt or load the next (linked) descriptor depending on the value of the LINK field in the LDMA_Chx_LINK register. After loading a linked descriptor, the descriptor registers will reflect the content of the loaded descriptor. Note that the linked descriptor must be word aligned in memory. The two least significant bits of the LDMA_CHx_LINK register are used by the LINK and LINKMODE bits. The two least significant bits of the link address are always zero.

8.3.1.7 Addressing Modes

The DMA descriptors support absolute addressing or relative addressing. When using relative addressing, the offset is relative to the current contents of the respective address registers. Regardless of the descriptor addressing modes, the address registers always indicate the absolute address. For example, when loading a descriptor using relative SRC addressing, the LDMA will add the descriptor source address (offset) to the contents of the SRCADDR register (base address). After loading, the SRCADDR register will indicate the absolute address of the loaded descriptor.

The initial descriptor must use absolute addressing. The LDMA will ignore the DSTMODE, SRCMODE, and LINKMODE bits for the initial descriptor and interpret the addresses as an absolute addresses.

Relative addressing is most useful for the link address. The initial descriptor will indicate the absolute address of the linked descriptors in memory. The linked descriptors might be an array of structures. In this case the offset between descriptors is constant and is always 4 words or 16 bytes (each descriptor has 4 words). The LINK address is not incremented or decremented after each transfer. Thus, a relative offset of 0x10 may be used for all linked descriptors.

The source and destination addresses also support relative addressing. When using relative addressing with the source or destination address registers, the LDMA adds the relative offset to the current contents of the respective address register. Since the source and destination addresses are normally incremented after each transfer, the final address will point to one unit past the last transfer. Thus, an offset of zero will give the next sequential data address.

See the example 8.4.6 2D Copy for an common use of relative addressing.

8.3.1.8 Byte Swap

Enabling byte swap reverses the endianness of the incoming source data read into the LDMA's FIFO. Byte swap is only valid for transfer sizes of word and half-word. Note that linked structure reads are not byte swapped.




Figure 8.2. Word and Half-Word Endian Byte Swap Examples

8.3.1.9 DMA Size and Source/Destination Increment Programming

The DMA channels' SIZE, SRCINC, and DSTINC bit-fields are programmed to best utilize memory resources. They provide a means for memory packing and unpacking, as well as for matching the size of data being transmitted to or received from an IO peripheral. The following figure shows how 32-bit words of data are read from a memory source into the DMA's internal transfer FIFO, and then written out to the memory destination. The memory organization in bytes is shown as well as the first read to and write from the DMA's FIFO.




Figure 8.3. Memory-to-Memory Transfer WORD Size Example

The next example shows four variations of half-word sized transfers, with all possible combinations of half- and full-word source and destination increments. Note that when the size and source/destination increments are all configured for half-word, the resulting DMA transfer organization is equivalent to the full-word sized transfer in the previous example. The difference is that the half-word configuration requires twice as many DMA transfers.




Figure 8.4. Memory-to-Memory Transfer HALF Size Examples

Fields SRCINCSIGN and DSTINCSIGN allow for address decrement. These can be used to mirror an image, for example, in the pixel copy application.

8.3.2 Channel Configuration

Each DMA channel has associated configuration and loop counter registers for controlling direction of address increment, arbitration slots, and descriptor looping.

8.3.2.1 Address Increment/Decrement

Normally DMA transfers increment the source and destination addresses after each DMA transfer. Each channel is also capable of decrementing the source and/or destination addresses after each DMA transfer. This may be useful for flipping an array or copying data from tail to head. For example, a data packet might be prepared as an array of data with increasing addresses and then transmitted from the highest address to the lowest address, from tail to head.

After reset the SRCINCSIGN and DSTINCSIGN bits in the LDMA_CHx_CFG register are cleared causing the source and destination addresses to increment after each transfer. If the SRCINCSIGN bit is set , the DMA will decrement the source address after each transfer. If the DSTINCSIGN bit in the LDMA_CHx_CFG register is set , the DMA will decrement the destination address after each transfer. Setting only one of these bits will flip the data. Setting both bits will copy from tail to head, but will not flip the data.

The SRCINCSIGN and DSTINCSIGN bits apply to all descriptors used by that channel. Software should take care to set the starting source and/or destination address to the highest data address when decrementing.

8.3.2.2 Loop Counter

Each channel has a LDMA_CHx_LOOP register that includes a loop counter field. To use looping, software should initialize the loop counter with the desired number of repetitions before enabling the transfer. A descriptor with the DECLOOPCNT bit set to TRUE will repeat the loop and decrement the loop counter until LOOPCNT = 0.

For a looping descriptor, with DECLOOPCNT=1, the LINK address in the LDMA_CHx_LINK register is used as the loop address. While LOOPCNT is greater than zero, the descriptor will execute and then the LDMA will load the next descriptor using the address specified in the LDMA_CHx_LINK register. This feature enables looping of multiple descriptors. To repeat a single descriptor, the LINK address of the descriptor should point to itself.

After LOOPCNT reaches zero, if the LINK bit in the descriptor LINK word is clear the transfer stops. If the LINK bit is set, the LDMA will load the next sequential descriptor located immediately following the looping descriptor. The behavior of the LINK bit is different for a looping descriptor. This is necessary because the LINK address is re-purposed as the loop address for a looping descriptor.

Note that LOOPCNT sets the number of repeats, not the number of iterations. The total number of loop iterations will be LOOPCNT plus 1. Normally, the LOOPCNT should be set to one or more repeats.

Also note that because there is only one LOOPCNT per channel, software intervention is required to update the LOOPCNT if a sequence of transfers contains multiple loops. It is also possible to use a write immediate DMA data transfer to update the LDMA CHx LOOP register.

8.3.3 Channel Select Configuration

The channel select block determines which peripheral request signal connects to each DMA channel.

This configuration is done by software through the SOURCESEL and SIGSEL fields of the LDMA_CHn_REQSEL register. SOURCE-SEL selects the peripheral and SIGSEL picks which DMA request signals to use from the selected peripheral.

8.3.4 Starting a Transfer

A transfer may be started by software, a peripheral request, or a descriptor load.

Software may initiate a transfer by setting the bit for the desired channel in the LDMA_SREQ register. In this case the channel should set SOURCESEL to NONE to prevent unintentional triggering of the channel by a peripheral.

A peripheral may trigger the channel by configuring the peripheral source and signal as described in 8.3.3 Channel Select Configuration

The LDMA may also be configured to begin a transfer immediately after a new descriptor is loaded by setting the STRUCTREQ field of the LDMA CHx CTRL register or descriptor word.

This configuration is done by software through the SOURCESEL and SIGSEL fields of the LDMA_CHn_REQSEL register. SOURCE-SEL selects the peripheral and SIGSEL picks which DMA request signals to use from the selected peripheral.

8.3.4.1 Peripheral Transfer Requests

By default peripherals issue a Single Request (SREQ) when any data is present. For peripherals with a data buffer or FIFO this occurs any time the FIFO is not empty. Upon receiving an SREQ the LDMA will perform one DMA transfer and stop till another request is made.

It is generally more efficient to wait for a peripheral to accumulate data and transfer in a burst. This both reduces overhead of the DMA engine and allows EM2 peripherals to save power by using the LDMA less often. To enable this set the IGNORESREQ bit in the LDMA_CHx_CTRL register (or descriptor) which will cause the LDMA to ignore SREQ's and wait for a full Request (REQ) signal. When the REQ is received the entire descriptor will be executed. For most peripherals with a FIFO the REQ signal is set when the FIFO is full, or a predetermined threshold has been reached. See the individual peripheral chapters for more information.

8.3.5 Managing Transfer Errors

LDMA transfer errors are normally managed using interrupts. Software should clear the ERROR flag in the bit in the LDMA_IF register and enable error interrupts by setting the ERROR bit in the LDMA_IEN register before initiating a DMA transfer.

The LDMA interrupt handler should check the ERROR flag bit in the LDMA_IF register. If the ERROR flag bit is set, it should then read the CHERROR field in the LDMA_STATUS register to determine the errant channel. The interrupt handler should reset the channel and clear the ERROR flag bit in the LDMA_IF register before returning.

8.3.6 Arbitration

While multiple channels are configured simultaneously the LDMA engine can only be actively copying data for one channel at a time. Arbitration determines which channel is being serviced at any point in time. The LDMA will choose a channel through arbitration, transfer BLOCK_SIZE elements of that channel and then arbitrate again choosing another channel to service. This allows high priority channels to be serviced while lower priority channels are in the middle of a transfer.

8.3.6.1 Arbitration Priority

There are two modes in determining priority when the controller arbitrates: fixed priority and round robin priority.

In fixed priority mode, channel 0 has the highest priority. As the channel number increases, the priority decreases. When the LDMA controller is idle or when a transfer completes, the highest priority channel with an active request is granted the transfer. This mode guarantees smallest latency for the highest priority requesters. It is best suited for systems where peak bandwidth is well below LDMA controller's maximum ability to serve. The drawback of this mode is the possibility of starvation for lowest priority requesters.

In the round robin priority mode, each active requesting channel is serviced in the order of priority. A late arriving request on a higher priority channel will not get serviced until the next round. This mode minimizes the risk of starving low-priority latency-tolerant requesters. The drawback of this mode is higher risk of starving low-latency requesters.

The NUMFIXED field in the LDMA_CTRL register determines which channels are fixed priority and which are round robin. Channels lower than NUMFIXED are fixed priority while those above it are round robin. A value of 0x0 implies all channels are round robin. A value of 0x4 implies channels 0 through 3 are fixed priority and 4 through 7 are round robin. A value of 7 implies that channels 0 through 6 are fixed and channel 7 is round robin. This is functionally equivalent to having 8 fixed priority channels.

Fixed priority channels always take priority over round robin. As long as NUMFIXED is greater than 0, there is a possibility that a higher priority channel can starve the remaining channels.

To address the drawbacks of using fixed priority or round robin priority the LDMA implements the concept of arbitration slots. This allows for channels to have high bandwidth and low latency while preventing starvation of latency tolerant low priority channels.

Each channel has a two bit ARBSLOT field in its LDM_CHx_CFG register. This field only applies to channels marked as round robin (determined by NUMFIXED). The channels in the same arbitration slot are treated equally with round robin scheduling. Channels marked with a higher arbitration slot will get serviced more frequently. By default all channels are placed in arbitration slot 1.

Every time the channels in slot 1 get serviced the channels in slot 2 get serviced twice, those in slot 4 get serviced 4 times, and those in slot 8 get serviced 7 times. The specific arbitration allocation can be seen by the following table. The highest arbitration slot is serviced every other arbitration cycle, allowing for low latency response. If there are no requests from channels in arbitration slot then that slot is immediately skipped.

Table 8.1. Arbitration Slot Order

Arbslot order	8	4	8	2	8	4	8	1	8	4	8	2	8	4
Arbslot1								1						
Arbslot2				1								1		
Arbslot4		1				1				1				1
Arbslot8	1		1		1		1		1		1		1	

The top row shows the order at which the arbitration slots are executed. The remaining part of the table shows a more visual interpretation of the arbitration order.

For example, if we have one low latency channel (CHNL0) and two latency tolerant channels (CHNL1 and CHNL2). We could use the following settings.

LDMA CTRL.NUMFIXED = 0; set round robin for all channels.

CHNL0_CFG.ARBSLOTS = TWO;

CHNL1 CFG.ARBSLOTS = ONE;

CHNL2_CFG.ARBSLOTS = ONE;

If all channels are constantly requesting transfers, then the arbitration order is: CHNL0, CHNL1, CHNL0, CHNL1, CHNL0, CHNL1, CHNL0, CHNL2, CHNL0, etc

Note, there are no channels assigned to arbitration slot four or eight in this example, so those slots are skipped and the final sequence is ARBSLOT2, ARBSLOT1, ARBSLOT2, ARBSLOT1, etc...

Channel 1 and Channel 2 are selected in round robin order when arbitration slot 1 is executed.

If we replace the ARBSLOTS value for channel 0 with EIGHT, then the sequence would look like the following:

CHNL0, CHNL0, CHNL0, CHNL1, CHNL1, CHNL0, CHNL0, CHNL2, CHNL0, CHNL0, CHNL0, CHNL0, CHNL1, etc.

8.3.6.2 DMA Transfer Arbitration

In addition to the inter channel arbitration, software can configure when the controller arbitrates during a DMA transfer. This provides reduced latency to higher priority channels when configuring low priority transfers with more arbitration cycles.

The LDMA provides four bits that configure how many DMA transfers occur before it re-arbitrates. These bits are known as the BLOCK-SIZE bits and they map to the arbitration rate as shown below. For example, if BLOCKSIZE = 4 then the arbitration rate is 6, that is, the controller arbitrates every 6 DMA transfers.

Table 8.2 AHB Bus Transfer Arbitration Interval on page 164 lists the arbitration rates.

Table 8.2. AHB Bus Transfer Arbitration Interval

BLOCKSIZE	Arbitrate After x DMA transfers
0	x = 1
1	x = 2
2	x = 3
3	x = 4
4	x = 6
5	x = 8
6	x = 12
7	x = 16
8	x = 24
9	x = 32
10	x = 64
11	x = 128
12	x = 256
13	x = 512
14	x = 1024
15	x = lock

Note: Software must take care not to assign a low-priority channel with a large BLOCKSIZE because this prevents the controller from servicing high-priority requests, until it re-arbitrates.

The number of DMA transfers that need to be done is specified by the user in XFERCNT. When XFERCNT > BLOCKSIZE and is not an integer multiple of BLOCKSIZE then the controller always performs sequences of BLOCKSIZE transfers until XFERCNT < BLOCKSIZE remain to be transferred. The controller performs the remaining XFERCNT transfers at the end of the DMA cycle.

Software must store the value of the BLOCKSIZE bits in the channel control data structure. See 8.3.7.1 XFER Descriptor Structure for more information about the location of the BLOCKSIZE bits in the data structure.

8.3.7 Channel Descriptor Data Structure

Each channel descriptor consists of four 32-bit words:

- · CTRL control word contains information like transfer count and block size.
- SRC source address points to where to copy data from
- · DST destination address points to where to copy data to
- · LINK link address points to where to load the next linked descriptor

These words map directly to the LDMA_CHx_CTRL, LDMA_CHx_SRC, LDMA_CHx_DST, and LDMA_CHx_LINK registers. The usage of the SRC and DST fields may differ depending on the structure type

There are three different types of descriptor data structures: XFER, SYNC, and WRI

8.3.7.1 XFER Descriptor Structure

This descriptor defines a typical data transfer which may be a Normal, Link, or Loop transfer.

Only this structure type can be written directly into LDMA's registers by the CPU. All descriptors may be linked to. Refer to the register descriptions for additional information.

For specifying XFER structure type, set STRUCTTYPE to 0. See the peripheral register descriptions for information on the fields in this structure.

Name															Bi	t Po	siti	on														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	7	10	6	8	7	9	2	4	3	2	_	0
CTRL	SI S															S KOC I YEL																
SRC		SRCADDR																														
DST															С	STA	ADD	R														
LINK														L	INKA	ADD	R														LINK	LINKMODE

8.3.7.2 SYNC Descriptor Structure

This descriptor defines an intra-channel synchronizing structure. It allows the channel to wait for some external stimulus before continuing on to the next descriptor. This structure is also used to provide stimulus to another channel to indicate that it may continue.

For example channel 1 may be configured to transfer a header into a buffer while channel 2 is simultaneously transferring data into the same structure. When channel 1 has completed it can wait for a sync signal from channel 2 before transferring the now complete buffer to a peripheral.

Synch descriptors do nothing until a condition is met. The condition is formed by the SYNCTRIG field in the LDMA_SYNC register and the MATCHEN and MATCHVAL fields of the descriptor. When (SYNCTRIG & MATCHEN) == (MATCHVAL & MATCHEN) the next descriptor is loaded. In addition to waiting for the condition a Link descriptor can set or clear bits in SYNCTRIG to meet the conditions of another channel and cause it to continue. The CPU also has the ability to set and clear the SYNCTRIG bits from software.

This structure type can only be linked in from memory.

For specifying SYNC structure type, set STRUCTTYPE to 1.

Name															Ві	it Po	sitio	on														
	31	30	29	28	27	26	25	24	23	22	21	20	19	8	17	16	15	4	5	12	7	: 2	6	8	7	9	5	4	က	2	_	0
CTRL			1	-	1			1	ı			DONEIFSEN									1	•								•	Taxee	SIKOCI
SRC																			S	SYNO	СС	LR					9	3YN	NCS	ΕT		
DST																			Ν	1AT(СН	EN					N	1AT	CH\	/AL		
LINK			LINKADDR Name Description STRUCTTYPE Descriptor Type															LINK	LINKMODE													
Bit			•																													
1:0			STRUCTTYPE Descriptor Type																													
		•																														
20				100	IEIF	SEN						D	one	if S	Set ir	ndic	ator															
			ľ	f se	t the	inte	rrup	t flaç	g wil	l be s	set v	vher	des	scrip	otor o	com	olete	S.														
15:	8		5	SYN	CCL	_R						S	ync	Trig	gger	Cle	ar															
			a a	a giv are l	en b	oit, a ed w	one ith a	sho	uld e. Th	be lo ie sy	ade nc tı	d to igge	the er cle	corr ear f	ts wit respo funct oit-fie	ondii ion (ng bi can d	t. Se	t is be ι	give	n p	riori	ty ov	er cl	lear	if bo	th c	orre	spo	nding	bits	6
7:0			5	SYN	CSE	T						S	ync	Tri	gger	Set																
			t	o th ger s	e co set fu	rresp	on c	ling an c	bit. S	Set is be u	s giv	en p	riori	ity o	withi over o	clear	if bo	oth c	orre	spo	ndi	ng b	its a	re lo	ade	d wit	th a	one	. Th	e syr	nc tri	g-
15:	8		N	ИАТ	CHE	ΞN						S	ync	Tri	gger	Mat	tch E	Enab	le													
															enal												t link	(ed	DM	A stri	uctur	е
7:0			N	MAT	CH\	/AL						S	ync	Trig	gger	Mat	tch \	/alu	9													

Bit	Name	Description
DIL	INAIIIE	Description

This bit-field serves as the SYNCTRIG match value. A sync match triggers the load of the next linked DMA structure as specified by link_mode, when: (SYNCTRIG & MATCHEN) == (MATCHVAL & MATCHEN).

8.3.7.3 WRI Descriptor Structure

This descriptor defines a write-immediate structure. This allows a list of descriptors to write a value to a register or memory location. For example, if a channel wishes to perform two loops in a descriptor sequence a WRI may be used to program the loop count for the second loop.

This structure type can only be linked in from memory.

For specifying WRI structure type, set STRUCTTYPE to 2.

Name	Bit Position																															
	30 30 30 22 24 25 27 27 28 29 29 20 20 20 20 20 20 20 20 20 20 20 20 20											20	19	9	17	16	15	4	13	12	=	10	6	œ	7	9	2	4	3	2	1	0
CTRL	DONEIFSEN												STELLCTTVDE	_																		
SRC	IMMVAL																															
DST																																
LINK														LINK	LINKMODE																	

Bit	Name	Description								
1:0	STRUCTTYPE	Descriptor Type								
	This field indicates which type of	This field indicates which type of descriptor this is. It must be 2 for a WRI descriptor.								
20	DONEIFSEN	Done if Set indicator								
	If set the interrupt flag will be set when descriptor completes.									
31:0	IMMVAL	Immediate Value for Write								
	ate data value that is to be written to the address pointed to by DSTADDR. Only one									
31:0	DSTADDR	Address to write								
	This bit-field specifies the address the immediate data should be written to.									

8.3.8 Interaction With the EMU

The LDMA interacts with the Energy Management Unit (EMU) to allow transfers from a low energy peripheral while in EM2 Deep Sleep. For example, when using the LEUART in EM2 Deep Sleep the EMU can wake up the LDMA sufficiently long to allow data transfers to occur. See section "DMA Support" in the LEUART documentation.

Similarly, when using the ADC in EM2 Deep Sleep or EM3 Stop the EMU can wake up the LDMA as needed to allow data transfers to occur.

Table 8.3 List of Peripherals Capable of Waking Up LDMA in EM2 Deep Sleep or EM3 Stop on page 168 shows complete list of peripherals that are capable of waking up LDMA via EMU in EM2 Deep Sleep or EM3 Stop

Table 8.3. List of Peripherals Capable of Waking Up LDMA in EM2 Deep Sleep or EM3 Stop

Peripheral Peripheran Peripheran Peripheran Peripheran Peripheran Peripheran Peripheran Peripheran
ADC0
IDAC0
LESENSE
LEUART0

8.3.9 Interrupts

The LDMA_IF Interrupt flag register contains one DONE bit for each channel and one combined ERROR bit. When enabled, these interrupts are available as interrupts to the Cortex-M4 core. They are combined into one interrupt vector, DMA_INT. If the interrupt for the DMA is enabled in the ARM Cortex-M4 core, an interrupt will be made if one or more of the interrupt flags in LDMA_IF and their corresponding bits in LDMA_IEN are set.

When a descriptor finishes execution the interrupt flag for that channel will be set if the DONEIFSEN field of the LDMA_CHx_LOOP register is set. If LINK and DONEIFSEN are both set when the descriptor completes the interrupt and the linked descriptor will be immediatly loaded. When the final descriptor in a linked list (LINK = 0) is finished the interrupt flag is always set regardless of the state of DONEIFSEN.

8.3.10 Debugging

For a peripheral request DMA transfer, if software sets a bit for a channel in the LDMA_DBGHALT register then the DMA will halt durring a debug halt and the SRC and DST registers in the debug window will show the transfer in progress. Otherwise, during debug halt the DMA will continue to run and complete the entire transfer causing the descriptor registers to indicate the transfer has completed.

8.4 Examples

This section provides examples of common LDMA usage. All examples assume the LDMA is in the reset state with the channel being configured disabled and LDAM CHx CFG, LDMA CHx LOOP, and LDMA CHx LINK cleared.

8.4.1 Single Direct Register DMA Transfer

This simple example uses only the Channel Descriptor registers directly and does not use linking. Software writes directly to the LDMA channel registers. This example does not use a memory based descriptor list.

This example is suitable for most simple transfers that are limited to transferring one block of data. It supports anything that can be done using a single descriptor. This includes endian conversion and packing/unpacking data. Channel 0 is used for this example.

The LDMA will be used to copy 127 contiguous half words (254 bytes) from 0x0 to 0x1000. It will allow arbitration every 4 transfers and is triggered by a CPU write to the LDMA_SWREQ register. The CH0 interrupt flag will be set when the transfer completes since the descriptor does not link to another descriptor.

- Configure LDMA_CH0_CTRL
 - DSTMODE = 0 (absolute)
 - SRCMODE = 0 (absolute)
 - SIZE = HALFWORD (16 bits)
 - DSTINC = 0 (1 half-word)
 - SRCINC = 0 (1 half-word)
 - DECLOOPCNT=0 (unused)
 - REQMODE = 1 (one request transfers all data)
 - BLOCKSIZE = 3 (4 transfers)
 - BYTESWAP=0 (no byte swap)
 - XFERCNT=127 (transfer 127 half words)
 - STRUCTTPYE=0 (TRANSFER)
- · Write source address to LDMA CH0 SRC register
- Write destination address to LDMA CH0 DST register
- · Configure the LDMA_CH0REQSEL register for the desired peripheral or select none for a memory-to-memory transfer
- · Clear and enable interrupts.
 - Write a 1 to bit 0 of the LDMA IFC register to clear the CH0 DONE flag
 - Write a 1 to bit 0 of the LDMA IEN register to enable the CH0 interrupt
- · Write a 1 to bit 0 of the LDMA_CHEN register to enable CH0

The REQMODE field is normally cleared to zero for a peripheral request transfer and will transfer the specified block size for each peripheral request. The REQMODE may be set to 1 for a memory-to-memory transfer or any time it is desired for a single DMA request to initiate complete transfer.

8.4.2 Descriptor Linked List

This example shows how to use a Linked List of descriptors. Each descriptor has a link address which points to the next descriptor in the list. A descriptor may be removed from the Linked list by altering the Link address of the one before it to point to the one after it. Descriptor Linked lists are useful when handling an array of buffers for communication data. For example, a bad packet can be removed from a receiver queue by simply removing the descriptor from the linked list.

Software loads the first descriptor into the DMA by writing the descriptor address to LDMA_CHx_LINK and setting the bit for that channel in the LDMA_LINKLOAD register. This method is preferred when using a linked list in memory since it treats the first descriptor just like all the others. However, it is also allowed for software to write the first descriptor directly to the LDMA registers.

In this example 4 descriptors are executed in series, the interrupt flag is set after the 2nd and 4th (last) descriptors have completed.

- · Prepare a list of descriptors using the XFER structure type in RAM
- · Initialize the CTRL, SRC, and DST members as desired
 - · Setting STRUCTREQ in the CTRL word for descritpors 2-4 will cause them to begin transfering data as soon as they are loaded.
- Write 0x00000013 to the LINK member of all but the last descriptor
 - LINKMODE = 1 (relative addressing)
 - LINK = 1 (Link to the next descriptor)
 - LINKADDR = 0x00000010 (size of descriptor)
- · Set the DONEIFSEN bit in the CTRL member of the 2nd structure so that the interrupt flag will be set when it completes
- Write 0x00000000 to the LINK member of the last descriptor
 - LINK = 0 (Do not link to the next descriptor)
 - LINKMODE = 0 (don't care)
 - LINKADDR = 0x00000000 (don't care)

Each descriptor now points to the start of the next descriptor as shown on the left in Figure 8.5 Descriptor Linked List on page 170. To remove a descriptor from the linked list modify the LINK address of the descriptor of the one before to point to the one after. For example to remove the third descriptor, add 0x00000010 to the LINK register of the second descriptor. The second descriptor will now point to the forth descriptor and skip over the third descriptor as shown on the right in Figure 8.5 Descriptor Linked List on page 170.




Figure 8.5. Descriptor Linked List

To start execution of the linked list of descriptors:

- · Write the absolute address of the first descriptor to the LINKADR field of the LDMA_CH0_LINK register
- · Set the LINK bit of LDMA CH0 LINK register.
- Configure the LDMA_CH0REQSEL register for the desired peripheral or select none for memory-to-memory
- · Clear and enable interrupts as desired
- · Set bit 0 in the LDMA LINKLOAD register to initiate loading and execution of the first descriptor

Alternativley, software can manually copy the first descriptor contents to the LDMA_CH0_CTRL, LDMA_CH0_SRC, LDMA_CH0_DST, and LDMA_CH0_LINK registers and then enable the channel in the LDMA_CHEN register.


8.4.3 Single Descriptor Looped Transfer

This example demonstrates how to use looping using a single descriptor. This method allows a single DMA transfer to be repeated a specified number of times. The looping descriptor is stored in memory and reloaded by hardware. After a specified number of iterations, the transfer stops.

CH0 is setup to copy 4 words from the ADC FIFO into a 15 word buffer at 0x1000. It repeats 4 times to fill the entire 16 word buffer. An interrupt will fire when the entire 16 words have been transfered.

Initialize the Linked descriptor in memory as follows:

- · Configure CTRL member
 - DSTMODE = 0 (absolute)
 - SRCMODE = 0 (absolute)
 - SIZE = WORD
 - DSTINC = 0 (1 WORD)
 - SRCINC = 3 (0 WORDS)
 - DECLOOPCNT=1 (decrement loop count)
 - REQMODE=1 (Use XFERCNT)
 - BLOCKSIZE = 4 (4 words)
 - BYTESWAP=0 (no swap)
 - XFERCNT= 4 (4 words)
 - STRUCTTPYE=0 (TRANSFER)
 - IGNORESREQ=1 (ignore single requests)
- Write the address ADC0_SINGLEDATA register to the SRC member
- · Write 0x1000 address to DST member
- · Configure the LINKLink member
 - LINK = 0 (stop after loop)
 - MODE = 1 (relative link address)
 - LINKADDR = 0 (point to ourself)
- · Configure the Channel
 - · Write the desired number of repeats to the LDMA CH0 LOOP register
 - SOURCESEL in LDMA_CH0REQSEL = ADC0 (select the ADC)
 - SIG in LDMA_CH0REQSEL = ADC0SCAN (select the scan conversion request)
- · Clear and enable interrupts
- Load the descriptor using LINKLOAD as described in 8.4.2 Descriptor Linked List






Figure 8.6. Single Descriptor Looped Transfer

Note that the looping descriptor must be stored in memory, because it must load itself from the link address in memory on each iteration.

link addr->B

В

C

link addr=NA

link_addr->A

8.4.4 Descriptor List With Looping

This example uses a descriptor list in memory with looping over multiple descriptors. This example also uses the looping feature and continues on with the next sequential descriptor after looping completes.

The descriptor list in memory is shown in figure Figure 8.7 Descriptor List With Looping on page 173. Descriptor A links to descriptor B. Descriptor B has the DECLOOPCNT bit enabled and loops back to the start of descriptor A. The LINK address of descriptor B is used for the loop address. The LINK bit is set to indicate that execution will continue after completion of looping. Once the LOOPCNT reaches zero, the LDMA will load descriptor C. Descriptor C must be located immediately following descriptor B.




Figure 8.7. Descriptor List With Looping

Initialization is similar to the single looping descriptor with the following modifications.

- · Set the LINK bit in descriptors A and B
- · write the address of descriptor A into the LIKADDRESS of descriptor B
- · write the address of descriptor B into the LIKADDRESS of descriptor A
- · Descriptor C must be located immediately after descriptor B in memory

8.4.5 Simple Inter-Channel Synchronization

The LDMA controller features synchronization structures which allow differing channels and/or hardware events to pause a DMA sequence, and wait for a synchronizing event to restart it.

In this example DMA channel 0 and 1 are tasked with the transfer of different sets of data. Channel 0 has two transfer structures, and channel 1 just one, but channel 0 must wait until channel 1 has completed its transfer before it starts its second transfer structure.

Pausing channel 0 is accomplished by inserting a sync wait structure between the two transfer structures. This sync structure waits on SYNCTRIG[7] to be set by a sync set/clear structure which is controlled by channel 1. Sync structures do not transfer data, they can only set, clear, or wait to match the SYNCTRIG[7:0] bits. Note that sync structures cannot decrement loop counter.

```
LDMA SYNC
    SYNCTRIG=0x0 (at time 0)
LDMA_CH0
    Structure A @ 0x00
                                    Structure B @ 0x10
                                                                          Structure C @ 0x20
    CTRL
                                        CTRL
                                                                             CTRL
       STRUCTTYPE=XFER
                                            STRUCTTYPE=SYNC
                                                                                 STRUCTTYPE=XFER
    T.TNK
                                         T.TNK
                                                                             LINK
        LINKADDR[29:0]=0x00000004
                                             LINKADDR[29:0]=0x00000008
                                                                                 LINKADDR[29:0]=NA
        LINK=1
                                             LINK=1
                                                                                  LINK=0
                                         DST
                                             MATCHEN=0×80
                                             MATCHVAL=0x80 (waits for SYNCTRIG[7]=1)
LDMA_CH1
    Structure Y @ 0x30
                                    Structure Z @ 0x40
                                         CTRL
    CTRL
        STRUCTTYPE=XFER
                                             STRUCTTYPE=SYNC
    LINK
                                         LINK
        LINKADDR[29:0]=0x00000010
                                             LINKADDR=NA
                                             LINK=0
                                         SRC
                                             SRCCLR=0x0
                                             SRCSET=0x80 (sets SYNCTRIG[7])
```




Figure 8.8. Simple Intra-channel Synchronization Example

Both A and Y effectively start at the same time. A finishes earlier, then it links to B, which waits for the SYNCTRIG[7] bit to be set before loading C. Y finishes after B is loaded, and it links to sync structure Z, which sets the SYNCTRIG[7] bit. Channel 0 responds to the trigger set by loading C for the final data transfer.

8.4.6 2D Copy

The LDMA can easily perform a 2D copy using a descriptor list with looping. This set up is visualized in Figure 8.9 2D Copy on page 176

For an application working with graphics, this would mean the ability to copy a rectangle of a given width and height from one picture to another.




Figure 8.9. 2D Copy

The first descriptor will use absolute addressing mode and the source and destination addresses should point to the desired target addresses. The first descriptor will copy only the first row. The XFERCNT of the first descriptor is set to the desired width minus one.

- CTRL
 - XFERCNT = WIDTH 1
 - SRCMD = 0 (absolute)
 - DSTMD = 0 (absolute)
- SRCADDR = target source address
- DSTADDR = target destination address
- LINK = 0x00000013
 - LINK=1
 - LINKMD=1
 - LINKADDR=0x00000010 (point to next descriptor)

The second descriptor will use relative addressing and the source and destination addresses are set to the desired offset. After the completion of the first descriptor, the address registers will point to the last address transferred. Thus, the width must be subtracted from the stride to get the offset. The second descriptor uses looping and the link register has not offset.

- CTRL
 - XFERCNT = WIDTH 1
 - SRCMD = 1 (relative)
 - DSTMD = 1 (relative)
 - DECLOOPCNT = 1
- SRCADDR = desired source offset (SRCSTRIDE-WIDTH)
- DSTADDR = desired destination offset (DSTSTRIDE-WIDTH)
- LINK = 0x00000001
 - LINK=0
 - LINKMD=1 (relative)
 - LINKADDR=0x000000000 (no offset)

Because the first descriptor already transferred one row, the number of looping repeats should be the desired height minus two. Therefore, LOOPCNT should be set to HEIGHT minus two before initiating the transfer.

This same method is easily extended to copy multiple rectangles by linking descriptors together. To initialize the LDMA_CHx_LOOP register, precede each descriptor pair described above with a write immediate descriptor which writes the desired value to the LOOPCNT field of the LDMA_CHx_LOOP register.

8.4.7 Ping-Pong

Communication peripherals often use ping-pong buffers. Ping-pong buffers allow the CPU to process data in one buffer while a peripheral transmits or receives data in the other buffer.

Both transmit and receive ping-pong buffers are easily implemented using the LDMA. In either case, this requires two descriptors as shown in Figure 8.10 Infinite Ping-Pong Example on page 178. The LINKADDR field of the LINK member should point to the other descriptor. Using two adjacent descriptors and relative link addressing ensures the descriptors are easily reloadable.




Figure 8.10. Infinite Ping-Pong Example

A **receiver** ping-pong buffer controller consists of two buffers and two descriptors stored in memory that point to the two buffers. Once initialized, as the peripheral receives data, it will fill the first buffer. Once the first buffer is full, it will link automatically to the second buffer and generate an interrupt. Software will then process the data in the first buffer while the LDMA is transferring data to the second buffer. For a receiver ping-pong buffer each descriptor should link to the other descriptor. The link bit should be set to provide infinite ping pong between the two buffers. The DONIFS bit in each descriptor should be set to generate an interrupt on the completion of each descriptor.

- · Descriptor A
 - CTRL
 - DONEIFS = 1
 - · other settings as desired
 - SRCADDR = peripheral source address
 - DSTADDR = memory destination address
 - LINK = 0x00000013
 - LINKADDR = 0x00000010 (next descriptor)
 - LINK = 1 (link to next descriptor)
 - LINKMD = 1 (relative addressing)
- Descriptor B
 - CTRL
 - DONEIFS = 1
 - · other settings as desired
 - SRCADDR = peripheral source address
 - · DSTADDR = memory destination address
 - LINK = 0xFFFFFF3
 - LINKADDR = 0xFFFFFFF0 (previous descriptor)
 - LINK = 1 (link to previous descriptor)
 - LINKMD = 1 (relative addressing)

For transmitter ping-pong buffer, software will fill the first buffer and then initiate the DMA transfer. The LDMA will transmit the first buffer data while software is filling the second buffer. In this case, the two descriptors should point to each other, but not automatically

continue to the second buffer. The LINK bit should be cleared to zero. Once software has loaded the first buffer, it will use the LINK-LOAD bit to load the first descriptor and transmit the data. The DONIFS need not be set in each descriptor. The DMA will stop and then generate an interrupt at the completion of each descriptor.

- · Descriptor A
 - CTRL
 - DONEIFS = 0
 - · other settings as desired
 - SRCADDR = memory source address
 - DSTADDR = peripheral destination address
 - LINK = 0x00000013
 - LINKADDR = 0x00000010 (next descriptor)
 - LINK = 0 (link to next descriptor)
 - LINKMD = 1 (relative addressing)
- · Descriptor B
 - CTRL
 - DONEIFS = 0
 - · other settings as desired
 - SRCADDR = memory source address
 - DSTADDR = peripheral destination address
 - LINK = 0xFFFFFF3
 - LINKADDR = 0xFFFFFF0 (previous descriptor)
 - LINK = 0 (link to previous descriptor)
 - LINKMD = 1 (relative addressing)

8.4.8 Scatter-Gather

Scatter-Gather in general refers to a process that copies data from multiple locations scattered in memory and gathers the data to a single location in memory, or vice versa. A simple descriptor list allows data gathering. For example, data from a discontiguous list of buffers might be copied to a contiguous sequential array of buffers. The inverse is also possible when a sequential array of buffers is scattered to a discontiguous list of available buffers. See section 8.4.2 Descriptor Linked List.

Some DMAs which only have two descriptors implement scatter-gather by using one descriptor to modify the other descriptor. While it is possible to implement this same behavior using the LDMA, it is much more straight-forward to just use a simple descriptor list.

8.5 Register Map

The offset register address is relative to the registers base address.

Offset	Name	Туре	Description
0x000	LDMA_CTRL	RW	DMA Control Register
0x004	LDMA_STATUS	R	DMA Status Register
0x008	LDMA_SYNC	RWH	DMA Synchronization Trigger Register (Single-Cycle RMW)
0x020	LDMA_CHEN	RWH	DMA Channel Enable Register (Single-Cycle RMW)
0x024	LDMA_CHBUSY	R	DMA Channel Busy Register
0x028	LDMA_CHDONE	RWH	DMA Channel Linking Done Register (Single-Cycle RMW)
0x02C	LDMA_DBGHALT	RW	DMA Channel Debug Halt Register
0x030	LDMA_SWREQ	W1	DMA Channel Software Transfer Request Register
0x034	LDMA_REQDIS	RW	DMA Channel Request Disable Register
0x038	LDMA_REQPEND	R	DMA Channel Requests Pending Register
0x03C	LDMA_LINKLOAD	W1	DMA Channel Link Load Register
0x040	LDMA_REQCLEAR	W1	DMA Channel Request Clear Register
0x060	LDMA_IF	R	Interrupt Flag Register
0x064	LDMA_IFS	W1	Interrupt Flag Set Register
0x068	LDMA_IFC	(R)W1	Interrupt Flag Clear Register
0x06C	LDMA_IEN	RW	Interrupt Enable Register
0x080	LDMA_CH0_REQSEL	RW	Channel Peripheral Request Select Register
0x084	LDMA_CH0_CFG	RW	Channel Configuration Register
0x088	LDMA_CH0_LOOP	RWH	Channel Loop Counter Register
0x08C	LDMA_CH0_CTRL	RWH	Channel Descriptor Control Word Register
0x090	LDMA_CH0_SRC	RWH	Channel Descriptor Source Data Address Register
0x094	LDMA_CH0_DST	RWH	Channel Descriptor Destination Data Address Register
0x098	LDMA_CH0_LINK	RWH	Channel Descriptor Link Structure Address Register
	LDMA_CHx_REQSEL	RW	Channel Peripheral Request Select Register
	LDMA_CHx_CFG	RW	Channel Configuration Register
	LDMA_CHx_LOOP	RWH	Channel Loop Counter Register
	LDMA_CHx_CTRL	RWH	Channel Descriptor Control Word Register
	LDMA_CHx_SRC	RWH	Channel Descriptor Source Data Address Register
	LDMA_CHx_DST	RWH	Channel Descriptor Destination Data Address Register
	LDMA_CHx_LINK	RWH	Channel Descriptor Link Structure Address Register
0x1D0	LDMA_CH7_REQSEL	RW	Channel Peripheral Request Select Register
0x1D4	LDMA_CH7_CFG	RW	Channel Configuration Register
0x1D8	LDMA_CH7_LOOP	RWH	Channel Loop Counter Register
0x1DC	LDMA_CH7_CTRL	RWH	Channel Descriptor Control Word Register
0x1E0	LDMA_CH7_SRC	RWH	Channel Descriptor Source Data Address Register

Offset	Name	Туре	Description
0x1E4	LDMA_CH7_DST	RWH	Channel Descriptor Destination Data Address Register
0x1E8	LDMA_CH7_LINK	RWH	Channel Descriptor Link Structure Address Register

8.6 Register Description

8.6.1 LDMA_CTRL - DMA Control Register

31	30	29	28	27	26	25	24	23	22	21	20	19	8	17	16	15	4	13	12	£	10	တ	∞	7	9	2	4	က	2	~ c
						0x7				•		•		•			·	·	6	noxo				·			0	200		
						Ŋ.													2	Ž							<u> </u>	2		
						NUMFIXED													משם האאט	STNCPRSCEREN							NATESSECTIONS			
Nai	me					Re	set			Ac	ces	s	Des	crip	tion															
Re	serv	red					deset Access Description to ensure compatibility with future devices, always write bits to 0. More information in 1													1.2	Coi	ıven-								
NU	MFI	XEC)			0x	7			RV	٧		Nun	nber	of I	Fixe	d Pr	iori	ty (Cha	nne	ls								
																												and	cha	innels
Res	serv	ed						ure	com	pati	bilit	y wit	th fu	ture	dev	ices	, <i>аl</i> и	/ays	wr	ite b	its t	o 0.	Мог	e inf	orm	atio	n in	1.2	Coi	ıven-
SY	NCF	PRS	CLF	REN		0x0	00			RV	V	;	Syn	chr	oniza	atio	n PF	RS C	Clea	ar E	nab	le								
			bit in this field will enable the corresponding PRS input to clear the respective bit in the SYNCTRIG field of the																											
		200	0	ΓΕΝ		0x0	20			RV	,		C	- la	!	_4! _	- DE	20.0	٠	Ena	hla									
	Na Res NU Thi CH SY Set	Name Reserv NUMFI This fie CH(n) the serve of the serve o	Name Reserved NUMFIXED This field d CH(n) throu Reserved SYNCPRS Setting a b	Name Reserved NUMFIXED This field defin CH(n) through Reserved SYNCPRSCLE Setting a bit in	Name Reserved NUMFIXED This field defines the CH(n) through CH7 Reserved SYNCPRSCLREN Setting a bit in this	Name Reserved NUMFIXED This field defines the n CH(n) through CH7 are Reserved SYNCPRSCLREN Setting a bit in this field	Name Re Reserved To tion NUMFIXED 0x: This field defines the numb CH(n) through CH7 are ro Reserved To tion SYNCPRSCLREN 0xi Setting a bit in this field will	Name Reset Reserved To ens tions NUMFIXED 0x7 This field defines the number of CH(n) through CH7 are round Reserved To ens tions SYNCPRSCLREN 0x00 Setting a bit in this field will en	Name Reset Reserved To ensure tions NUMFIXED 0x7 This field defines the number of Fit CH(n) through CH7 are round robi Reserved To ensure tions SYNCPRSCLREN 0x00 Setting a bit in this field will enable	Name Reset Reserved To ensure comtions NUMFIXED 0x7 This field defines the number of Fixed CH(n) through CH7 are round robin, was reserved Reserved To ensure comtions SYNCPRSCLREN 0x00 Setting a bit in this field will enable the	Name Reserved To ensure compatitions NUMFIXED 0x7 RV This field defines the number of Fixed Pric CH(n) through CH7 are round robin, when the compatitions SYNCPRSCLREN 0x00 RV Setting a bit in this field will enable the compatitions	Name Reset Acces Reserved To ensure compatibility tions NUMFIXED 0x7 RW This field defines the number of Fixed Priority CH(n) through CH7 are round robin, where n in Reserved To ensure compatibility tions SYNCPRSCLREN 0x00 RW Setting a bit in this field will enable the correspondence of the corresponden	Name Reset Access Reserved To ensure compatibility wit tions NUMFIXED 0x7 RW This field defines the number of Fixed Priority Arb CH(n) through CH7 are round robin, where n is the Reserved To ensure compatibility wit tions SYNCPRSCLREN 0x00 RW Setting a bit in this field will enable the correspondent	Name Reset Access Des Reserved To ensure compatibility with fu tions NUMFIXED 0x7 RW Num This field defines the number of Fixed Priority Arbitrati CH(n) through CH7 are round robin, where n is the fie Reserved To ensure compatibility with fu tions SYNCPRSCLREN 0x00 RW Syn Setting a bit in this field will enable the corresponding	Name Reset Access Descrip Reserved To ensure compatibility with future tions NUMFIXED Ox7 RW Number This field defines the number of Fixed Priority Arbitration of CH(n) through CH7 are round robin, where n is the field vice. Reserved To ensure compatibility with future tions SYNCPRSCLREN Ox00 RW Synchro Setting a bit in this field will enable the corresponding PRS	Name Reset Access Description Reserved To ensure compatibility with future devitions NUMFIXED 0x7 RW Number of I This field defines the number of Fixed Priority Arbitration chan CH(n) through CH7 are round robin, where n is the field value. Reserved To ensure compatibility with future devitions SYNCPRSCLREN 0x00 RW Synchroniz Setting a bit in this field will enable the corresponding PRS inp	Name Reset Access Description Reserved To ensure compatibility with future devices tions NUMFIXED Ox7 RW Number of Fixed This field defines the number of Fixed Priority Arbitration channels CH(n) through CH7 are round robin, where n is the field value. The Reserved To ensure compatibility with future devices tions SYNCPRSCLREN Ox00 RW Synchronizatio Setting a bit in this field will enable the corresponding PRS input to	Name Reset Access Description Reserved To ensure compatibility with future devices, always tions NUMFIXED 0x7 RW Number of Fixed Pr This field defines the number of Fixed Priority Arbitration channels. Ch CH(n) through CH7 are round robin, where n is the field value. The reserved To ensure compatibility with future devices, always tions SYNCPRSCLREN 0x00 RW Synchronization PR Setting a bit in this field will enable the corresponding PRS input to cleen	Name Reset Access Description Reserved To ensure compatibility with future devices, always tions NUMFIXED 0x7 RW Number of Fixed Priorit This field defines the number of Fixed Priority Arbitration channels. Chann CH(n) through CH7 are round robin, where n is the field value. The reset of the served To ensure compatibility with future devices, always tions SYNCPRSCLREN 0x00 RW Synchronization PRS Compatibility and the served Setting a bit in this field will enable the corresponding PRS input to clear the server of the server	Name Reset Access Description Reserved To ensure compatibility with future devices, always writions NUMFIXED 0x7 RW Number of Fixed Priority On the field defines the number of Fixed Priority Arbitration channels. Channels CH(n) through CH7 are round robin, where n is the field value. The reset value of the field v	Name Reset Access Description Reserved To ensure compatibility with future devices, always write betions NUMFIXED Ox7 RW Number of Fixed Priority Chan This field defines the number of Fixed Priority Arbitration channels. Channels CHCCH(n) through CH7 are round robin, where n is the field value. The reset value with reserved To ensure compatibility with future devices, always write betions SYNCPRSCLREN Ox00 RW Synchronization PRS Clear Ensetting a bit in this field will enable the corresponding PRS input to clear the response of the property of the prope	Name Reset Access Description Reserved To ensure compatibility with future devices, always write bits to tions NUMFIXED Ox7 RW Number of Fixed Priority Channel This field defines the number of Fixed Priority Arbitration channels. Channels CH0 the CH(n) through CH7 are round robin, where n is the field value. The reset value will give the compatibility with future devices, always write bits to tions SYNCPRSCLREN Ox00 RW Synchronization PRS Clear Enable Setting a bit in this field will enable the corresponding PRS input to clear the respective size.	Name Reset Access Description Reserved To ensure compatibility with future devices, always write bits to 0. tions NUMFIXED 0x7 RW Number of Fixed Priority Channels This field defines the number of Fixed Priority Arbitration channels. Channels CH0 though CH(n) through CH7 are round robin, where n is the field value. The reset value will give a Reserved To ensure compatibility with future devices, always write bits to 0. tions SYNCPRSCLREN 0x00 RW Synchronization PRS Clear Enable Setting a bit in this field will enable the corresponding PRS input to clear the respective bits	Name Reset Access Description Reserved To ensure compatibility with future devices, always write bits to 0. Mortions NUMFIXED 0x7 RW Number of Fixed Priority Channels This field defines the number of Fixed Priority Arbitration channels. Channels CH0 though CHCH(n) through CH7 are round robin, where n is the field value. The reset value will give all fix Reserved To ensure compatibility with future devices, always write bits to 0. Mortions SYNCPRSCLREN 0x00 RW Synchronization PRS Clear Enable Setting a bit in this field will enable the corresponding PRS input to clear the respective bit in this field will enable the corresponding PRS input to clear the respective bit in this field will enable the corresponding PRS input to clear the respective bit in this field will enable the corresponding PRS input to clear the respective bit in this field will enable the corresponding the corresponding to th	Name Reset Access Description Reserved To ensure compatibility with future devices, always write bits to 0. More infections NUMFIXED 0x7 RW Number of Fixed Priority Channels This field defines the number of Fixed Priority Arbitration channels. Channels CH0 though CH(n-1) CH(n) through CH7 are round robin, where n is the field value. The reset value will give all fixed of the Reserved To ensure compatibility with future devices, always write bits to 0. More infections SYNCPRSCLREN 0x00 RW Synchronization PRS Clear Enable Setting a bit in this field will enable the corresponding PRS input to clear the respective bit in the Setting a bit in this field will enable the corresponding PRS input to clear the respective bit in the Setting a bit in this field will enable the corresponding PRS input to clear the respective bit in the Setting a bit in this field will enable the corresponding PRS input to clear the respective bit in the Setting a	Name Reset Access Description Reserved To ensure compatibility with future devices, always write bits to 0. More informations NUMFIXED 0x7 RW Number of Fixed Priority Channels This field defines the number of Fixed Priority Arbitration channels. Channels CH0 though CH(n-1) are CH(n) through CH7 are round robin, where n is the field value. The reset value will give all fixed channels. Reserved To ensure compatibility with future devices, always write bits to 0. More informations SYNCPRSCLREN 0x00 RW Synchronization PRS Clear Enable Setting a bit in this field will enable the corresponding PRS input to clear the respective bit in the SYNCPRSCLRED.	Name Reset Access Description Reserved To ensure compatibility with future devices, always write bits to 0. More information tions NUMFIXED 0x7 RW Number of Fixed Priority Channels This field defines the number of Fixed Priority Arbitration channels. Channels CH0 though CH(n-1) are fix CH(n) through CH7 are round robin, where n is the field value. The reset value will give all fixed channels Reserved To ensure compatibility with future devices, always write bits to 0. More information tions SYNCPRSCLREN 0x00 RW Synchronization PRS Clear Enable Setting a bit in this field will enable the corresponding PRS input to clear the respective bit in the SYNCTF	Name Reset Access Description Reserved To ensure compatibility with future devices, always write bits to 0. More information in tions NUMFIXED Ox7 RW Number of Fixed Priority Channels This field defines the number of Fixed Priority Arbitration channels. Channels CH0 though CH(n-1) are fixed, CH(n) through CH7 are round robin, where n is the field value. The reset value will give all fixed channels. Reserved To ensure compatibility with future devices, always write bits to 0. More information in tions SYNCPRSCLREN Ox00 RW Synchronization PRS Clear Enable Setting a bit in this field will enable the corresponding PRS input to clear the respective bit in the SYNCTRIG	Name Reset Access Description Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 tions NUMFIXED 0x7 RW Number of Fixed Priority Channels This field defines the number of Fixed Priority Arbitration channels. Channels CH0 though CH(n-1) are fixed, and CH(n) through CH7 are round robin, where n is the field value. The reset value will give all fixed channels. Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 tions SYNCPRSCLREN 0x00 RW Synchronization PRS Clear Enable Setting a bit in this field will enable the corresponding PRS input to clear the respective bit in the SYNCTRIG field	Name Reset Access Description Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Contions NUMFIXED Ox7 RW Number of Fixed Priority Channels This field defines the number of Fixed Priority Arbitration channels. Channels CH0 though CH(n-1) are fixed, and chance CH(n) through CH7 are round robin, where n is the field value. The reset value will give all fixed channels. Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Contions SYNCPRSCLREN Ox00 RW Synchronization PRS Clear Enable Setting a bit in this field will enable the corresponding PRS input to clear the respective bit in the SYNCTRIG field of the corresponding PRS input to clear the respective bit in the SYNCTRIG field of the corresponding PRS input to clear the respective bit in the SYNCTRIG field of the corresponding PRS input to clear the respective bit in the SYNCTRIG field of the corresponding PRS input to clear the respective bit in the SYNCTRIG field of the corresponding PRS input to clear the respective bit in the SYNCTRIG field of the corresponding PRS input to clear the respective bit in the SYNCTRIG field of the corresponding PRS input to clear the respective bit in the SYNCTRIG field of the corresponding PRS input to clear the respective bit in the SYNCTRIG field of the corresponding PRS input to clear the respective bit in the SYNCTRIG field of the corresponding PRS input to clear the respective bit in the synctric product in the synctric product in the corresponding PRS input to clear the respective bit in the synctric product in the synctric product in the synctric product in the synctric product in the corresponding PRS input to clear the respective bit in the synctric product in the synct

LDMA_SYNC register. Refer to the PRS section for a list of the PRS inputs.

8.6.2 LDMA_STATUS - DMA Status Register

Offset															Bi	t Po	siti	on														
0x004	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	5	4	က	2	_	0
Reset		0008 26 26 36 36 36 36 36 36 36 36 36 36 36 36 36												0x10				'		•	1		0x0	•				0x0			0	0
Access						œ								<u>~</u>									<u>~</u>					<u>~</u>			œ	~
Name						CHNUM								FIFOLEVEL									CHERROR					CHGRANT			ANYREQ	ANYBUSY

				<u> </u>					
Bit	Name	Reset	Access	Description	1				
31:29	Reserved	To ensure o	ompatibility	with future de	vices, always write	bits to 0. Mo	ore inforr	nation in 1.	2 Conven-
28:24	CHNUM	0x08	R	Number of	Channels				
	The value of CHN	UM always reads	the total nu	mber of chanr	els present for this	s instance of	the DMA	ع controller	module.
23:21	Reserved	To ensure o	ompatibility	with future de	vices, always write	bits to 0. Mo	ore inforr	nation in 1.	2 Conven-
20:16	FIFOLEVEL	0x10	R	FIFO Level					
	The value of FIFO register will read the				ently in the FIFO.	(Note when	all chanr	els are dis	abled, this
15:11	Reserved	To ensure o	ompatibility	with future de	vices, always write	bits to 0. Mo	ore inforr	nation in 1.	2 Conven-
10:8	CHERROR	0x0	R	Errant Cha	nnel Number				
	When the ERROR transfer error.	R flag is set in the	LDMA_IF re	egister, the CH	ERROR field will in	ndicate the r	nost rece	ent channel	to have a
7:6	Reserved	To ensure o	ompatibility	with future de	vices, always write	bits to 0. Mo	ore inform	nation in 1.	2 Conven-
5:3	CHGRANT	0x0	R	Granted Ch	annel Number				
	The value of this f zero.	ield indicates the	currently ac	tive channel o	last active channe	el. Note that	the rese	t value for t	this field is
2	Reserved	To ensure o	ompatibility	with future de	vices, always write	bits to 0. Me	ore inform	nation in 1.	2 Conven-
1	ANYREQ	0	R	Any DMA C	hannel Request l	Pending			
	The value of this b	oit will be TRUE (1) if any requ	uests are pend	ing				
0	ANYBUSY	0	R	Any DMA C	Channel Busy				
	The value of this b	oit will be TRUE (1) if one or n	nore DMA cha	nnels are actively t	transferring	data		
·	·		·		· · · · · · · · · · · · · · · · · · ·	·			· · · · · · · · · · · · · · · · · · ·

8.6.3 LDMA_SYNC - DMA Synchronization Trigger Register (Single-Cycle RMW)

Offset															Bi	t Po	siti	on														
0x008	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	9	6	8	7	9	5	4	က	2	1	0
Reset													•										•					Č	0000			
Access																												į	I A Y			
Name																												ŀ	SYNCIRIG			

Bit	Name	Reset	Access	Description
31:8	Reserved	To ensure co	ompatibility	with future devices, always write bits to 0. More information in 1.2 Conven-
7:0	SYNCTRIG	0x00	RWH	Synchronization Trigger

The SYNC trigger field allows a transfer to pause until a specified trigger bit is set or cleared. The SYNC trigger bits may be set and cleared by a SYNC descriptor, PRS signal, or software. Note: software requires to use single-cycle read-modify-write, detailed in 4.2.3 Peripheral Bit Set and Clear

8.6.4 LDMA_CHEN - DMA Channel Enable Register (Single-Cycle RMW)

Offset															Bi	t Po	siti	on														
0x020	33	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	∞	7	9	5	4	က	2	_	0
Reset		•				•		•	•		•		•	•		•		•				•						0	0000			
Access																													[}			
Name																																

Bit	Name	Reset	Access	Description
31:8	Reserved	To ensure o	compatibility (with future devices, always write bits to 0. More information in 1.2 Conven-
7:0	CHEN	0x00	RWH	Channel Enables

Setting one of these bits will enable the respective DMA channel. If cleared while a transfer is in progress, the current transfer block will complete. The remaining blocks will pause until resumed later by setting this bit again. Note: software requires to use single-cycle read-modify-write, detailed in 4.2.3 Peripheral Bit Set and Clear

8.6.5 LDMA_CHBUSY - DMA Channel Busy Register

Offset															Bi	t Po	siti	on														
0x024	31	30	29	28	27	26	25	24	23	22	21	20	19	8	17	16	15	4	13	12	7	10	6	8	7	9	5	4	3	2	_	0
Reset		•			•	•						•		•	•	•		•										0	00X0			
Access																												ſ	Y			
Name																													BUSY			

Bit	Name	Reset	Access	Description
31:8	Reserved	To ensure o	compatibility (with future devices, always write bits to 0. More information in 1.2 Conven-
7:0	BUSY	0x00	R	Channels Busy
	The bits of this field	read 1 when th	e correspond	ding channel is busy.

8.6.6 LDMA_CHDONE - DMA Channel Linking Done Register (Single-Cycle RMW)

Offset															Bi	t Po	siti	on														
0x028	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	ဝ	∞	7	9	2	4	က	2	1	0
Reset			•			•		•				•						•		•	•			•				0	2000			
Access																												D/WH	-			
Name																												HUOUHU	200			

Bit	Name	Reset	Access	Description
31:8	Reserved	To ensure cor tions	npatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
7:0	CHDONE	0x00	RWH	DMA Channel Linking or Done

Each DMA channel sets the corresponding bit in this register when the entire transfer is done. The interrupt service routine should clear these bits. Enabling a DMA channel will also clear the corresponding LINKDONE bit. Note: software requires to use single-cycle read-modify-write, detailed in 4.2.3 Peripheral Bit Set and Clear

8.6.7 LDMA_DBGHALT - DMA Channel Debug Halt Register

Offset															Bi	t Po	siti	on														
0x02C	31	30	29	28	27	26	25	24	23	22	21	20	19	9	17	16	15	4	13	12	7	10	6	8	7	9	2	4	က	2	_	0
Reset		•						'		•		ı				'		'				•		•			•	0	000			
Access																												ۇ م	2			
Name																												F 14 11 0 0 0				

Bit	Name	Reset	Access	Description
31:8	Reserved	To ensure o	compatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
7:0	DBGHALT	0x00	RW	DMA Debug Halt

Setting one of these bits will mask the corresponding DMA channel's peripheral request when debugging and the CPU is halted. This may be useful for debugging DMA software.

8.6.8 LDMA_SWREQ - DMA Channel Software Transfer Request Register

Offset															Bi	t Po	siti	on														
0x030	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	=	10	ဝ	∞	7	9	5	4	က	2	_	0
Reset			•										•									•		•				>	200		·	
Access																												×	- >			
Name																												CHGWC) 			

Bit	Name	Reset	Access	Description
31:8	Reserved	To ensure cor tions	mpatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
7:0	SWREQ	0x00	W1	Software Transfer Requests
	Setting one of these I	bits will trigger a	DMA trans	sfer for the corresponding channel. Writing zeros has no effect.

8.6.9 LDMA_REQDIS - DMA Channel Request Disable Register

Offset															Bi	t Po	siti	on														
0x034	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	∞	7	9	2	4	က	2	_	0
Reset			1				•			'		•		1				•		•	1							2	200			
Access																												2	2			
Name																												מומטומ	2			

Bit	Name	Reset	Access	Description
31:8	Reserved	To ensure tions	compatibility	with future devices, always write bits to 0. More information in 1.2 Conven-
7:0	REQDIS	0x00	RW	DMA Request Disables
	Setting one of these		le peripheral i	requests for the corresponding channel. When cleared any pending periph-

8.6.10 LDMA_REQPEND - DMA Channel Requests Pending Register

Offset															Bi	t Po	siti	on														
0x038	31	30	29	28	27	26	25	24	23	22	21	20	19	9	17	16	15	4	13	12	7	10	6	∞	7	9	2	4	က	2	_	0
Reset		•					•	,					•								•			•			•	OXO				
Access																												Ω	:			
Name																												REOPEND	i i			

Bit	Name	Reset	Access	Description
31:8	Reserved	To ensure cor tions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
7:0	REQPEND	0x00	R	DMA Requests Pending
	When a DMA channe	l has a pending	peripheral	request the corresponding REQPEND bit will read 1.

8.6.11 LDMA_LINKLOAD - DMA Channel Link Load Register

Offset															Bi	t Po	siti	on														
0x03C	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	∞	7	9	2	4	က	2	_	0
Reset		•	•		•	•	•	•	•	•	•	r		•	•		•	•	•	•	•			•			•	2	200			
Access																												×	<u>-</u>			
Name																													LIINLOAD			

Bit	Name	Reset	Access	Description
31:8	Reserved	To ensure contions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
7:0	LINKLOAD	0x00	W1	DMA Link Loads

Setting one of these bits will force the corresponding DMA channel to load the next DMA structure and enable the channel. This empowers software to step through a sequence of descriptors.

8.6.12 LDMA_REQCLEAR - DMA Channel Request Clear Register

Offset															Ві	t Po	siti	on														
0x040	33	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	11	10	စ	8	7	9	2	4	က	2	_	0
Reset			•					•	•			•				•		•	•					•				0	0000			
Access																												24.	×			
Name																												L	KECCLEAR			

Bit	Name	Reset	Access	Description
31:8	Reserved	To ensure contions	mpatibility (with future devices, always write bits to 0. More information in 1.2 Conven-
7:0	REQCLEAR	0x00	W1	DMA Request Clear
	Setting one of these	bits will clear an	y internally	registered transfer requests for the corresponding channel.

8.6.13 LDMA_IF - Interrupt Flag Register

Offset															Bi	t Po	siti	on														
0x060	31	30	29	28	27	26	25	24	23	22	21	20	19	8	17	16	15	4	13	12	7	10	6	8	7	9	5	4	3	2	1	0
Reset	0													•														0	000			
Access	œ																											Ω	<u> </u>			
Name	ERROR																											HACC	7			

Bit	Name	Reset	Access	Description
31	ERROR	0	R	Transfer Error Interrupt Flag
		ag is set when a re nannel which had t		error occurs. The CHERROR field in the LDMA_STATUS register reflects the
30:8	Reserved	To ensure o	compatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
7:0	DONE	0x00	R	DMA Structure Operation Done Interrupt Flag
	When a channel	completes a trans	sfer or sync of	peration, the corresponding DONE bit is set in the LDMA_IF register.

8.6.14 LDMA_IFS - Interrupt Flag Set Register

Offset															Bi	t Po	siti	on														
0x064	31	30	29	28	27	26	25	24	23	22	21	20	19	9	17	16	15	4	13	12	7	10	6	8	7	9	5	4	3	2	1	0
Reset	0						•				•			•	•													OVO				
Access	\(\frac{1}{2}\)																	>	:													
Name	ERROR																											HNCC	2			

Bit	Name	Reset	Access	Description
31	ERROR	0	W1	Set ERROR Interrupt Flag
	Write 1 to set the E	RROR interrupt	flag	
30:8	Reserved	To ensure o	compatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
7:0	DONE	0x00	W1	Set DONE Interrupt Flag
	Write 1 to set the D	ONE interrupt fl	ag	

8.6.15 LDMA_IFC - Interrupt Flag Clear Register

Offset															Bi	t Po	siti	on														
0x068	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	∞	7	9	5	4	က	2	_	0
Reset	0		•		•						•	•		•		•								•			•	2	noxo			
Access	(R)W1																											74% (1)	_ (노)			
Name	ERROR																											L				

Bit	Name	Reset	Access	Description
31	ERROR	0	(R)W1	Clear ERROR Interrupt Flag
	Write 1 to clear the E (This feature must be	•	•	ing returns the value of the IF and clears the corresponding interrupt flags .
30:8	Reserved	To ensure contions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
7:0	DONE	0x00	(R)W1	Clear DONE Interrupt Flag
	Write 1 to clear the E (This feature must be	•	•	g returns the value of the IF and clears the corresponding interrupt flags .

8.6.16 LDMA_IEN - Interrupt Enable Register

Offset															Bi	t Po	siti	on														
0x06C	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	စ	8	7	9	5	4	က	7	_	0
Reset	0		•		•	•	•	•	•	•		•						•		•	•		•			•		0	200			
Access	₩ M																				2	<u> </u>										
Name	ERROR																											HNOC	7			

Bit	Name	Reset	Access	Description
31	ERROR	0	RW	ERROR Interrupt Enable
	Enable/disable the	ERROR interrup	ot	
30:8	Reserved	To ensure c	ompatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
7:0	DONE	0x00	RW	DONE Interrupt Enable
	Enable/disable the	DONE interrupt		

8.6.17 LDMA_CHx_REQSEL - Channel Peripheral Request Select Register

		<u> </u>	·	
Offset			Bit P	Position
0x080	30 30 29 28 27	23 24 25 25 27 27 28 29 29 29 29 29 29 29 29 29 29 29 29 29		0 4 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7
Reset			0×00	0×0
Access			Z X	RW
-				
Name			CESI	
· · · · · · · · · · · · · · · · · · ·			SOURCESEL	SIGSEL
			Ø	, ω
Bit	Name	Reset Ac	ccess Description	on .
31:22	Reserved	To ensure compat tions	tibility with future de	evices, always write bits to 0. More information in 1.2 Conven-
21:16	SOURCESEL	0x00 RV	N Source Sel	lect
	Select input source	ce to DMA channel.		
	Value	Mode	Description	1
	0b000000	NONE	No source s	selected
	0b000001	PRS	Peripheral I	Reflex System
	0b001000	ADC0	Analog to D	Digital Converter 0
	0b001010	VDAC0	Digital to Ar	nalog Converter 0
	0b001100	USART0	Universal S	Synchronous/Asynchronous Receiver/Transmitter 0
	0b001101	USART1	Universal S	Synchronous/Asynchronous Receiver/Transmitter 1
	0b010000	LEUART0	Low Energy	y UART 0
	0b010100	I2C0	I2C 0	
	0b011000	TIMER0	Timer 0	
	0b011001	TIMER1	Timer 1	
	0b011010	WTIMER0	Wide Timer	r 0
	0b110000	MSC	Memory Sy	ystem Controller
	0b110001	CRYPTO0	Advanced E	Encryption Standard Accelerator 0
	0b110011	LESENSE	Low Energy	y Sensor Interface
15:4	Reserved	To ensure compat	tibility with future de	evices, always write bits to 0. More information in 1.2 Conven-
3:0	SIGSEL	0x0 RV	N Signal Sele	ect
	Select input signa	al to DMA channel.		
	Value	Mode	Description	1
	SOURCESEL =	0b000000	(NONE)	
	0bxxxx	OFF	Channel inp	put selection is turned off
	SOURCESEL =	0b000001	(PRS)	

Name	Reset Access	Description
0b0000	PRSREQ0	PRSREQ0
0b0001	PRSREQ1	PRSREQ1
SOURCESEL =	0b001000	(ADC0)
0b0000	ADC0SINGLE	ADC0SINGLE REQ/SREQ
0b0001	ADC0SCAN	ADC0SCAN REQ/SREQ
SOURCESEL =	0b001010	(VDAC0)
0b0000	VDAC0CH0	VDAC0CH0
0b0001	VDAC0CH1	VDAC0CH1
SOURCESEL =	0b001100	(USART0)
0b0000	USART0RXDATAV	USART0RXDATAV REQ/SREQ
0b0001	USART0TXBL	USART0TXBL REQ/SREQ
0b0010	USART0TXEMPTY	USART0TXEMPTY
SOURCESEL =	0b001101	(USART1)
0b0000	USART1RXDATAV	USART1RXDATAV REQ/SREQ
0b0001	USART1TXBL	USART1TXBL REQ/SREQ
0b0010	USART1TXEMPTY	USART1TXEMPTY
0b0011	USART1RXDATAV- RIGHT	USART1RXDATAVRIGHT REQ/SREQ
0b0100	USART1TXBLRIGHT	USART1TXBLRIGHT REQ/SREQ
SOURCESEL =	0b010000	(LEUART0)
0b0000	LEUART0RXDATAV	LEUART0RXDATAV
0b0001	LEUART0TXBL	LEUART0TXBL
0b0010	LEUART0TXEMPTY	LEUART0TXEMPTY
SOURCESEL =	0b010100	(I2C0)
0b0000	I2C0RXDATAV	I2C0RXDATAV REQ/SREQ
0b0001	I2C0TXBL	I2C0TXBL REQ/SREQ
SOURCESEL =	0b011000	(TIMER0)
0b0000	TIMER0UFOF	TIMER0UFOF
0b0001	TIMER0CC0	TIMER0CC0
0b0010	TIMER0CC1	TIMER0CC1
0b0011	TIMER0CC2	TIMER0CC2
SOURCESEL =	0b011001	(TIMER1)
0b0000	TIMER1UFOF	TIMER1UFOF
0b0001	TIMER1CC0	TIMER1CC0
0b0010	TIMER1CC1	TIMER1CC1
0b0011	TIMER1CC2	TIMER1CC2
0b0100	TIMER1CC3	TIMER1CC3

Bit	Name	Reset Access	Description
	SOURCESEL =	0b011010	(WTIMERO)
	0b0000	WTIMER0UFOF	WTIMER0UFOF
	0b0001	WTIMER0CC0	WTIMER0CC0
	0b0010	WTIMER0CC1	WTIMER0CC1
	0b0011	WTIMER0CC2	WTIMER0CC2
	SOURCESEL =	0b110000	(MSC)
	0b0000	MSCWDATA	MSCWDATA REQ/SREQ
	SOURCESEL =	0b110001	(CRYPTO0)
	0b0000	CRYPTO0DATA0WR	CRYPTO0DATA0WR
	0b0001	CRYPTO0DATA0XWR	CRYPTO0DATA0XWR
	0b0010	CRYPTO0DATA0RD	CRYPTO0DATA0RD
	0b0011	CRYPTO0DATA1WR	CRYPTO0DATA1WR
	0b0100	CRYPTO0DATA1RD	CRYPTO0DATA1RD
	SOURCESEL =	0b110011	(LESENSE)
	0b0000	LESENSEBUFDATAV	LESENSEBUFDATAV REQ/SREQ

8.6.18 LDMA_CHx_CFG - Channel Configuration Register

Offset			<u> </u>		T			1				I		Ві	t Po	sitio	on		1	1	1	T	1									
0x084	33	29	28	27	26	25	24	23	22	7	20	19	18	17	16	15	4	13	12	7	9	တ	∞	ı		ထ	2	4	က	7	_	0
Reset										0	0			2	OXO																	
Access										₽	₽W			2	NV																	
Name										DSTINCSIGN	SRCINCSIGN			ADD STOLEN	ANDSEOTS																	
Bit	Name					R	eset			Ac	ces	s	Des	crip	tion																	
31:22	Reser	ved					o ens	ure	com	pati	bility	/ wi	ith fu	ture	dev	ices	, alv	vay	s wi	ite k	its t	to 0	. Mc	re	info	orma	atio	n in	1.2	Coi	nver	7-
21	DSTIN	ICS	IGN	1		0				RW	/		Dest	tina	tion	Add	dres	ss li	ncre	eme	nt S	igr)									
	Value					М	lode						Desc	cript	ion																	_
	0					Р	OSIT	IVE					Incre	eme	nt de	estir	atio	n a	ddre	ess												_
	1					N	EGA	TIVE	Ξ				Deci	reme	ent c	lesti	nati	on a	addı	ess												
20	SRCII	NCS	IGN	1		0				RW	I		Sou	rce	Add	res	s In	cre	mer	nt Si	gn											
	Value					М	lode						Desc	cript	ion																	_
	0					Р	OSIT	IVE					Incre	eme	nt so	ourc	e ac	dre	ss													_
	1					N	EGA	TIVE					Deci	reme	ent s	our	се а	ddr	ess													
19:18	Reser	ved					o ens	ure	сот	pati	bility	/ Wİ	ith fu	ture	dev	ices	, alv	vay	s WI	ite k	its t	to 0	. Mc	re	info	orma	atio	n in	1.2	Coi	nver	7-
17:16	ARBS	LOT	s			0>	x0			RW	/		Arbi	itrat	ion	Slot	Nu	mb	er S	ele	ct											
	For ch	ann	els	usin	g ro	und	d robi	n ar	bitrat	ion	, this	s bit	t-field	d is ı	usec	l to :	sele	ct th	ne n	umb	er o	of s	ots	in	the	rou	nd I	obir	n qu	eue		
	Value					М	lode						Desc	cript	ion																	_
	0					0	NE						One	arb	itrati	on s	lot s	sele	cte	d												_
	1					T۱	WO						Two	arbi	itrati	on s	lots	sel	ecte	ed												
	2					F	OUR						Four	arb	itrat	ion s	slots	s se	lect	ed												
	3					E	IGHT	•					Eigh	t art	oitra	tion	slot	s se	elect	ed												
15:0	Reser	ved					o ens	ure	сот	pati	bility	/ Wi	ith fu	ture	dev	ices	, alv	vay	s wi	ite k	its t	to 0	. Mc	ore	info	orma	atio	n in	1.2	Cor	nver	7-

8.6.19 LDMA_CHx_LOOP - Channel Loop Counter Register

using a looping descriptor.

Offset															Bi	t Po	sitio	on														
0x088	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	∞	7	9	5	4	က	2	1	0
Reset																												00>0	OXO			
Access																												7				
Name																												TNOGOO				
Bit	Na	me					Re	set			Ac	cess	s I	Des	crip	tion																
31:8	Re	serv	ed				To tion		ure (com	patii	bility	wit.	h fut	ture	dev	ices	s, alv	vay	s wr	ite b	its	to 0.	Мо	re ir	nforn	natic	n in	1.2	Cor	iver	7-
7:0	LO	OPC	CNT				0x0	00			RW	/H	ı	Link	ed S	Stru	ctuı	re S	equ	enc	e L	oop	Со	unte	er							
	Thi	s bit	-fiel	d sp	ecif	ies t	the r	num	ber	of ite	erati	ons	whe	en u	sing	loo	ping	des	scrip	otors	s. Sc	oftw	are	sho	uld v	vrite	to L	.00	PCN	NT b	efor	e

8.6.20 LDMA_CHx_CTRL - Channel Descriptor Control Word Register

Offset															Bi	t Po	siti	on														
0x08C	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	7	10	6	∞	7	9	5	4	က	2	_	0
Reset	0	0	0	2	0	OXO	0,70	OXO	0	0	0	0		2	2		0						0x000						0		0x0	
Access	2	2	H/V/Q						RWH	RWH	RWH	RWH			[}		RWH						RWH						W1		~	
Name	DSTMODE	SRCMODE	UNITSU	2	SIZE	SIZE	ONIOGO		IGNORESREQ	DECLOOPCNT	REQMODE	DONEIFSEN		BI OCKSI7E	BLOCKSIZE		BYTESWAP						XFERCNT						STRUCTREQ		STRUCTTYPE	_

Bit	Name	Reset	Access	Description
31	DSTMODE	0	R	Destination Addressing Mode

This field specifies the destination addressing mode of linked descriptors. After loading a linked descriptor, reading this field will indicate the destination addressing mode of the linked descriptor. Note that the first descriptor always uses absolute addressing mode.

Value	Mode		Description
0	ABSOLUTE		The DSTADDR field of LDMA_CHx_DST contains the absolute address of the destination data.
1	RELATIVE		The DSTADDR field of LDMA_CHx_DST contains the relative offset of the destination data.
SRCMODE	0	R	Source Addressing Mode

This field specifies the source addressing mode of linked descriptors. After loading a linked descriptor, reading this field will

indicate the source addressing mode of the linked descriptor. Note that the first descriptor always uses absolute addressing mode.

Value	Mode		Description
0	ABSOLUTE		The SRCADDR field of LDMA_CHx_SRC contains the absolute address of the source data.
1	RELATIVE		The SRCADDR field of LDMA_CHx_SRC contains the relative offset of the source data.
DSTINC	0x0	RWH	Destination Address Increment Size

This bit-field specifies the stride or number of unit data addresses to increment the destination address after each unit of data is transferred. The unit data width is controlled by the SIZE bit-field and can be a byte, half-word or word.

Value	Mode	Description
0	ONE	Increment destination address by one unit data size after each write
1	TWO	Increment destination address by two unit data sizes after each write
2	FOUR	Increment destination address by four unit data sizes after each write
3	NONE	Do not increment the destination address. Writes are made to a fixed destination address, for example writing to a FIFO.

30

29:28

Bit	Name	Reset	Access	Description
27:26	SIZE	0x0	RWH	Unit Data Transfer Size
	This field specifies	the size of data to	ransferred.	
	Value	Mode		Description
	0	BYTE		Each unit transfer is a byte
	1	HALFWORD)	Each unit transfer is a half-word
	2	WORD		Each unit transfer is a word
25:24	SRCINC	0x0	RWH	Source Address Increment Size
				nit data addresses to increment the source address after each unit of data is the SIZE bit-field and can be a byte, half-word or word.
	Value	Mode		Description
	0	ONE		Increment source address by one unit data size after each read
	1	TWO		Increment source address by two unit data sizes after each read
	2	FOUR		Increment source address by four unit data sizes after each read
	3	NONE		Do not increment the source address. In this mode reads are made from a fixed source address, for example reading FIFO.
23	IGNORESREQ	0	RWH	Ignore Sreq
23				Ignore Sreq SREQ) and only respond to multiple requests (REQ) when this bit is set.
23				
	The channel arbiter	r will ignore single	e requests (SREQ) and only respond to multiple requests (REQ) when this bit is set.
	The channel arbited DECLOOPCNT When using looping	r will ignore single	e requests (SREQ) and only respond to multiple requests (REQ) when this bit is set. Decrement Loop Count
22	The channel arbited DECLOOPCNT When using looping scriptor execution.	r will ignore single 0 g, setting this bit v	e requests (RWH will decreme	SREQ) and only respond to multiple requests (REQ) when this bit is set. Decrement Loop Count ent the LOOPCNT field in the LDMA_CHx_LOOP register after each de-
22	The channel arbiter DECLOOPCNT When using looping scriptor execution. REQMODE	r will ignore single 0 g, setting this bit v	e requests (RWH will decreme	Decrement Loop Count ent the LOOPCNT field in the LDMA_CHx_LOOP register after each de- DMA Request Transfer Mode Select
22	The channel arbited DECLOOPCNT When using looping scriptor execution. REQMODE Value	o g, setting this bit o Mode	e requests (RWH will decreme	Decrement Loop Count ent the LOOPCNT field in the LDMA_CHx_LOOP register after each de- DMA Request Transfer Mode Select Description
22	The channel arbiter DECLOOPCNT When using looping scriptor execution. REQMODE Value 0	o g, setting this bit of the Mode BLOCK	e requests (RWH will decreme	Decrement Loop Count ent the LOOPCNT field in the LDMA_CHx_LOOP register after each de- DMA Request Transfer Mode Select Description The LDMA transfers one BLOCKSIZE per transfer request. One transfer request transfers all units as defined by the XFRCNT
22	The channel arbiter DECLOOPCNT When using looping scriptor execution. REQMODE Value 0 1 DONEIFSEN	o will ignore single o o o o o o o o o o o o o o o o o o o	RWH will decreme RWH RWH RWH	Decrement Loop Count ent the LOOPCNT field in the LDMA_CHx_LOOP register after each de- DMA Request Transfer Mode Select Description The LDMA transfers one BLOCKSIZE per transfer request. One transfer request transfers all units as defined by the XFRCNT field.
22	The channel arbiter DECLOOPCNT When using looping scriptor execution. REQMODE Value 0 1 DONEIFSEN Setting this bit will s	o will ignore single o o o o o o o o o o o o o o o o o o o	RWH will decreme RWH RWH RWH	Decrement Loop Count ent the LOOPCNT field in the LDMA_CHx_LOOP register after each de- DMA Request Transfer Mode Select Description The LDMA transfers one BLOCKSIZE per transfer request. One transfer request transfers all units as defined by the XFRCNT field. DMA Operation Done Interrupt Flag Set Enable
22 21 20	The channel arbiter DECLOOPCNT When using looping scriptor execution. REQMODE Value 0 1 DONEIFSEN Setting this bit will synchronized in the BLOCKSIZE	o g, setting this bit of the case of a SYNC Ox0	RWH will decreme RWH RWH RWH RWH RWH RWH	Decrement Loop Count ent the LOOPCNT field in the LDMA_CHx_LOOP register after each de- DMA Request Transfer Mode Select Description The LDMA transfers one BLOCKSIZE per transfer request. One transfer request transfers all units as defined by the XFRCNT field. DMA Operation Done Interrupt Flag Set Enable et transfer is done, or linked in the case where the LINK bit is set, or
22 21 20	The channel arbiter DECLOOPCNT When using looping scriptor execution. REQMODE Value 0 1 DONEIFSEN Setting this bit will synchronized in the BLOCKSIZE	o g, setting this bit of the case of a SYNC Ox0	RWH will decreme RWH RWH RWH RWH RWH RWH	Decrement Loop Count ent the LOOPCNT field in the LDMA_CHx_LOOP register after each de- DMA Request Transfer Mode Select Description The LDMA transfers one BLOCKSIZE per transfer request. One transfer request transfers all units as defined by the XFRCNT field. DMA Operation Done Interrupt Flag Set Enable et transfer is done, or linked in the case where the LINK bit is set, or
22 21 20	The channel arbiter DECLOOPCNT When using looping scriptor execution. REQMODE Value 0 1 DONEIFSEN Setting this bit will synchronized in the BLOCKSIZE This bit-field contro	o g, setting this bit o Mode BLOCK ALL o set the interrupt fle case of a SYNC 0x0 Is the number of	RWH will decreme RWH RWH RWH RWH RWH RWH	Decrement Loop Count ent the LOOPCNT field in the LDMA_CHx_LOOP register after each de- DMA Request Transfer Mode Select Description The LDMA transfers one BLOCKSIZE per transfer request. One transfer request transfers all units as defined by the XFRCNT field. DMA Operation Done Interrupt Flag Set Enable et transfer is done, or linked in the case where the LINK bit is set, or Block Transfer Size ensfers per arbitration cycle
22 21 20	The channel arbiter DECLOOPCNT When using looping scriptor execution. REQMODE Value 0 1 DONEIFSEN Setting this bit will synchronized in the BLOCKSIZE This bit-field contro Value	o g, setting this bit o Mode BLOCK ALL o set the interrupt fle case of a SYNC 0x0 Is the number of Mode	RWH will decreme RWH RWH RWH RWH RWH RWH	Decrement Loop Count ent the LOOPCNT field in the LDMA_CHx_LOOP register after each de- DMA Request Transfer Mode Select Description The LDMA transfers one BLOCKSIZE per transfer request. One transfer request transfers all units as defined by the XFRCNT field. DMA Operation Done Interrupt Flag Set Enable et transfer is done, or linked in the case where the LINK bit is set, or Block Transfer Size ensfers per arbitration cycle Description
22 21 20	The channel arbiter DECLOOPCNT When using looping scriptor execution. REQMODE Value 0 1 DONEIFSEN Setting this bit will synchronized in the BLOCKSIZE This bit-field contro Value 0	o g, setting this bit of Mode BLOCK ALL o set the interrupt flee case of a SYNC 0x0 Is the number of Mode UNIT1	RWH will decreme RWH RWH RWH RWH RWH RWH	Decrement Loop Count ent the LOOPCNT field in the LDMA_CHx_LOOP register after each de- DMA Request Transfer Mode Select Description The LDMA transfers one BLOCKSIZE per transfer request. One transfer request transfers all units as defined by the XFRCNT field. DMA Operation Done Interrupt Flag Set Enable et transfer is done, or linked in the case where the LINK bit is set, or Block Transfer Size ensfers per arbitration cycle Description One unit transfer per arbitration
22 21 20	The channel arbiter DECLOOPCNT When using looping scriptor execution. REQMODE Value 0 1 DONEIFSEN Setting this bit will synchronized in the BLOCKSIZE This bit-field contro Value 0 1	o g, setting this bit of Mode BLOCK ALL o set the interrupt fle case of a SYNC 0x0 Is the number of Mode UNIT1 UNIT2	RWH will decreme RWH RWH RWH RWH RWH RWH	Decrement Loop Count ent the LOOPCNT field in the LDMA_CHx_LOOP register after each de- DMA Request Transfer Mode Select Description The LDMA transfers one BLOCKSIZE per transfer request. One transfer request transfers all units as defined by the XFRCNT field. DMA Operation Done Interrupt Flag Set Enable et transfer is done, or linked in the case where the LINK bit is set, or Block Transfer Size ensfers per arbitration cycle Description One unit transfer per arbitration Two unit transfers per arbitration

Bit	Name	Reset	Access	Description
	5	UNIT8		Eight unit transfers per arbitration
	7	UNIT16		Sixteen unit transfers per arbitration
	9	UNIT32		32 unit transfers per arbitration
	10	UNIT64		64 unit transfers per arbitration
	11	UNIT128		128 unit transfers per arbitration
	12	UNIT256		256 unit transfers per arbitration
	13	UNIT512		512 unit transfers per arbitration
	14	UNIT1024		1024 unit transfers per arbitration
	15	ALL		Transfer all units as specified by the XFRCNT field
15	BYTESWAP	0	RWH	Endian Byte Swap
	For word and half-v	vord transfers, se	tting this bit	will swap all bytes of each word or half-word.
14:4	XFERCNT	0x000	RWH	DMA Unit Data Transfer Count
	Specifies number o should be one less			s, or bytes) to transfer, as determined by the SIZE field. The value written int.
3				
	STRUCTREQ	0	W1	Structure DMA Transfer Request
		-		Structure DMA Transfer Request set, it will immediately trigger a transfer.
2		criptor is loaded w	vith this bit s	·
2	When a linked desc	criptor is loaded w	vith this bit s	set, it will immediately trigger a transfer.
	When a linked desc	criptor is loaded w To ensure co	vith this bit s	set, it will immediately trigger a transfer. with future devices, always write bits to 0. More information in 1.2 Conven-
	When a linked desc	criptor is loaded w To ensure co	vith this bit s	set, it will immediately trigger a transfer. with future devices, always write bits to 0. More information in 1.2 Conven-
	When a linked descrete Reserved STRUCTTYPE	To ensure co	vith this bit s	bet, it will immediately trigger a transfer. with future devices, always write bits to 0. More information in 1.2 Conven- DMA Structure Type
	When a linked descrete Reserved STRUCTTYPE Value	To ensure co	rith this bit s	bet, it will immediately trigger a transfer. with future devices, always write bits to 0. More information in 1.2 Conven- DMA Structure Type Description

8.6.21 LDMA_CHx_SRC - Channel Descriptor Source Data Address Register

Offset															Bi	t Po	ositi	on														
0x090	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	∞	7	9	5	4	က	2	_	0
Reset																	nnnnnnnn															
Access																	I M Y															
Name		SRCADDR																														
Bit	Na	me					Re	set			Ac	ces	s	Des	crip	tior	1															
31:0	SR	CAE	DDR				0x0	0000	0000	00	RV	/H		Sou	rce	Dat	a A	ddre	ess													

Writing to this register sets the source address. Reading from this register during a DMA transfer will indicate the next source read address. The value of this register is incremented or decremented with each source read.

8.6.22 LDMA_CHx_DST - Channel Descriptor Destination Data Address Register

Offset	Bit Position
0x094	33 34 4 5 6 6 6 7 7 8 8 8 9 9 9 10
Reset	00000000000000000000000000000000000000
Access	RWH H
Name	DSTADDR

Bit	Name	Reset	Access	Description
31:0	DSTADDR	0x00000000	RWH	Destination Data Address


Writing to this register sets the destination address. Reading from this register during a DMA transfer will indicate the next destination write address. This value of this register is incremented or decremented with each destination write.

8.6.23 LDMA_CHx_LINK - Channel Descriptor Link Structure Address Register

Offset			Bit Position								
0x098	31 30 29 29 27 27	22 23 24 25 27 20 20 20 20 20 20 20 20 20 20 20 20 20	2 8 C 9 E C 9 E C C C C C C C C C C C C C C	- 0							
Reset			00000000×0	0 0							
Access			RWH	RWH R							
Name			LINKADDR	LINK							
Bit	Name	Reset Access	Description								
31:2	LINKADDR	0x00000000 RWH	Link Structure Address								
			inked descriptor to this register. When a linked descriptor is loaded, it is register will reflect the address of the next linked descriptor.	t may							
1	LINK	0 RWH	Link Next Structure								
		initial transfer, if this bit is s the DMA will load the next I	et, the DMA will load the next linked descriptor. If the next linked descriptor.	criptor							
0	LINKMODE	0 R	Link Structure Addressing Mode								
	This field specifies the addressing mode of linked descriptors. After loading a linked descriptor, reading this field will indicate the addressing mode of the loaded linked descriptor. Note that the first descriptor always uses absolute addressing mode.										
	Value	Mode	Description								
	0	ABSOLUTE	The LINKADDR field of LDMA_CHx_LINK contains the absolute ac dress of the linked descriptor.	<u></u>							
	1	RELATIVE	The LINKADDR field of LDMA_CHx_LINK contains the relative offs the linked descriptor.	et of							

9. RMU - Reset Management Unit





9.1 Introduction

The RMU is responsible for handling the reset functionality of the EFR32.

9.2 Features

- · Reset sources
 - Power-on Reset (POR)
 - Brown-out Detection (BOD) on the following power domains:
 - · Analog Unregulated Power Domain AVDD
 - · Digital Unregulated Power Domain DVDD
 - · Regulated Digital Domain DECOUPLE (DEC)
 - · RESETn pin reset
 - · Watchdog reset
 - Software triggered reset (SYSRESETREQ)
 - · Core LOCKUP condition
- EM4 Hibernate/Shutoff Detection
- · EM4 Hibernate/Shutoff wakeup reset from GPIO pin
- · Configurable reset levels
- · A software readable register indicates the cause of the last reset

Quick Facts

What?

The RMU ensures correct reset operation. It is responsible for connecting the different reset sources to the reset lines of the EFR32.

Why?

A correct reset sequence is needed to ensure safe and synchronous startup of the EFR32. In the case of error situations such as power supply glitches or software crash, the RMU provides proper reset and startup of the EFR32.

How?

The Power-on Reset and Brown-out Detector of the EFR32 provides power line monitoring with exceptionally low power consumption. The cause of the reset may be read from a register, thus providing software with information about the cause of the reset.

9.3 Functional Description

The RMU monitors each of the reset sources of the EFR32. If one or more reset sources go active, the RMU applies reset to the EFR32. When the reset sources go inactive the EFR32 starts up. At startup the EFR32 loads the stack pointer and program entry point from memory, and starts execution. Figure 9.1 RMU Reset Input Sources and Connections on page 201 shows an overview of the reset system on EFR32.




Figure 9.1. RMU Reset Input Sources and Connections

9.3.1 Reset Levels

The reset sources on EFR32 can be divided in two main groups; Hard resets and Soft resets.

The soft resets can be configured to be either DISABLED, LIMITED, EXTENDED or FULL. The reset level for soft reset sources is configured in the xxxRMODE bitfields in RMU CTRL.

Table 9.1. Reset Levels

RMU_CTRL_xxxRMODE	Parts of System Reset
DISABLED	Nothing is reset, request will not be registered in RMU_RSTCAUSE
LIMITED	Everything reset, with exception of CRYOTIMER, RFSENSE, DEBUGGER, RTCC, VMON and parts of CMU, RMU and EMU.
EXTENDED	Everything reset, with exception of CRYOTIMER, RFSENSE, DEBUGGER, and parts of CMU, RMU and EMU.
FULL	Everything reset, with exception of some registers in RMU and EMU.

The reset sources resulting in a soft reset are:

- · Watchdog reset
- · Lockup reset
- · System reset request
- Pin reset (Pin reset can be configured to be either a soft or a hard reset, see 9.3.5 RESETn Pin Reset for details.)

Note: LIMITED and EXTENDED resets are synchronized to HFSRCCLK. If HFSRCCLK is slow, there will be latency on reset assertion. If HFSRCCLK is not running, reset will be asserted after a timeout.

Hard resets will reset the entire chip, the reset sources resulting in a hard reset are:

- Power-on reset
- · Brown-out reset
- Pin reset (Pin reset can be configured to be either a soft or a hard reset, see 9.3.5 RESETn Pin Reset for details.)

9.3.2 RMU_RSTCAUSE Register

Whenever a reset source is active, the corresponding bit in the RMU_RSTCAUSE register is set. At startup the program code may investigate this register in order to determine the cause of the reset. The register is cleared upon POR and software write to RMU_CMD_RCCLR. The register should be cleared after the value has been read at startup, otherwise the register may indicate multiple causes for the reset at next startup.

RMU_RSTCAUSE should be interpreted according to Table 9.2 RMU Reset Cause Register Interpretation on page 203. In Table 9.2 RMU Reset Cause Register Interpretation on page 203, the reset causes are ordered by severity from right to left. A reset cause bit is invalidated (i.e. can not be trusted) if one of the bits to the right of it does not match the table. X bits are don't care.

Note: It is possible to have multiple reset causes. For example, an external reset and a watchdog reset may happen simultaneously.

Table 9.2. RMU Reset Cause Register Interpretation

RMU_R	STCAUS	E							Reset cause
EM4RST	WDOGRST	SYSREQRST	LOCKUPRST	EXTRST	DECBOD	DVDDBOD	AVDDBOD	PORST	
X	X	Х	Х	Х	Х	Х	Х	1	Power on reset
Х	Х	Х	Х	Х	Х	Х	1	0	Brown-out on AVDD power
Х	Х	Х	Х	Х	Х	1	Х	0	Brown-out on DVDD power
Х	Х	Х	Х	Х	1	Х	Х	0	Brown-out on DEC power
Х	Х	Х	Х	1	Х	Х	Х	0	Pin reset
Х	Х	Х	1	0/X ¹	0	0	0	0	Lockup reset
Х	Х	1	Х	0/X ¹	0	0	0	0	System reset request
Х	1	Х	Х	0/X ¹	0	0	0	0	Watchdog reset
1	Х	Х	Х	0/X ¹	0	0	0	0	System has been in EM4
1. Pin	reset cor	nfigured a	as hard/so	oft		1	1	1	,

9.3.3 Power-On Reset (POR)

The POR ensures that the EFR32 does not start up before the AVDD supply voltage has reached the threshold voltage VPORthr (roughly 1.2V). Before the POR threshold voltage is reached, the EFR32 is kept in reset state. The operation of the POR is illustrated in Figure 9.2 RMU Power-on Reset Operation on page 204, with the active low POWERONn reset signal. The reason for the "unknown" region is that the corresponding supply voltage is too low for any reliable operation.




Figure 9.2. RMU Power-on Reset Operation

9.3.4 Brown-Out Detector (BOD)

The EFR32 has 3 brownout detectors, one for the unregulated power (DVDD), one for the regulated internal power (DECOUPLE), and one for the Analog Power Domain (AVDD). The BODs are constantly monitoring these supply voltages. Whenever the unregulated or regulated power drops below the VBODthr value (see the Electrical Characteristics section of the data sheet for details), or if AVDD drops below the voltage at the DECOUPLE pin, the corresponding active low BROWNOUTn line is held low. The BODs also include hysteresis, which prevents instability in the corresponding BROWNOUTn line when the supply is crossing the VBODthr limit or the AVDD supply drops below the DECOUPLE pin. The operation of the BOD is illustrated in Figure 9.3 RMU Brown-out Detector Operation on page 204. The "unknown" regions are handled by the POR module.




Figure 9.3. RMU Brown-out Detector Operation

9.3.5 RESETn Pin Reset

The pin reset on EFR32 can be configured to be either hard or soft. By default, pin reset is configured as a soft reset source. To configure it as a hard reset, clear the PINRESETSOFT bit in CLW0 in the Lock bit page, see 7.3.2 Lock Bits (LB) Page Description for details. Forcing the RESETn pin low generates a reset of the EFR32. The RESETn pin includes an on-chip pull-up resistor, and can therefore be left unconnected if no external reset source is needed. Also connected to the RESETn line is a filter which prevents glitches from resetting the EFR32.

9.3.6 Watchdog Reset

The Watchdog circuit is a timer which (when enabled) must be cleared by software regularly. If software does not clear it, a Watchdog reset is activated. This functionality provides recovery from a software stalemate. Refer to the Watchdog section for specifications and description. The Watchdog reset can be configured to cause different levels of reset as determined by WDOGRMODE in the RMU_CTRL register.

9.3.7 Lockup Reset

A Cortex-M4 lockup is the result of the core being locked up because of an unrecoverable exception following the activation of the processor's built-in system state protection hardware.

A Cortex-M4 lockup gives immediate indication of seriously errant kernel software. This is the result of the core being locked up due to an unrecoverable exception following the activation of the processor's built in system state protection hardware. For more information about the Cortex-M4 lockup conditions see the ARMv7-M Architecture Reference Manual. The Lockup reset does not reset the Debug Interface, unless configured as a FULL reset. The Lockup reset can be configured to cause different levels of reset as determined by the LOCKUPRMODE bits in the RMU_CTRL register. This includes disabling the reset.

9.3.8 System Reset Request

Software may initiate a reset (e.g. if it finds itself in a non-recoverable state). By asserting the SYSRESETREQ in the Application Interrupt and Reset Control Register, a reset is issued. The SYSRESETREQ does not reset the Debug Interface, unless configured as a FULL reset. The SYSRESTREQ reset can be configured to cause different levels of reset as determined by SYSRESETRMODE bits in the RMU_CTRL register. This includes disabling the reset.

9.3.9 Reset State

The RESETSTATE bitfield in RMU_CTRL is a read-write register intended for software use only, and can be used to keep track of state throughout a reset. This bitfield is only reset by POR and hard pin reset.

9.3.10 Register Reset Signals

Figure 9.1 RMU Reset Input Sources and Connections on page 201 shows an overview of how the different parts of the design are affected by the different levels of reset. For RMU, EMU and CMU there are some exceptions. These are given in the following tables.

9.3.10.1 Registers With Alternate Reset

Table 9.3. Alternate Reset for Registers in RMU

RMU Reset Levels	
POR and hard pin reset	RMU_CTRL_WDOGRMODE
	RMU_CTRL_LOCKUPRMODE
	RMU_CTRL_SYSRMODE
	RMU_CTRL_PINRMODE
	RMU_CTRL_RESETSTATE
FULL reset	RMU_LOCK_LOCKKEY

Table 9.4. Alternate Reset for Registers in CMU

CMU Reset Levels	
FULL reset	CMU_LFRCOCTRL
	CMU_LFXOCTRL
EXTENDED reset	CMU_LFECLKSEL
	CMU_LFECLKEN0
	CMU_LFEPRESC0

Table 9.5. Alternate Reset for Registers in EMU

EMU Reset Levels	
POR, BOD, and hard pin reset	EMU_BIASCONF_LSBIAS_SEL
POR, BOD, and hard pin reset	EMU_DCDCLNVCTRL
POR and hard pin reset	EMU_CTRL_EM2BODDIS
POR, BOD, and hard pin reset	EMU_PWRCTRL
	EMU_DCDCCTRL
	EMU_DCDCMISCCTRL
	EMU_DCDCZDETCTRL
	EMU_DCDCCLIMCTRL
	EMU_DCDCLNCOMPCTRL
	EMU_DCDCLPVCTRL
	EMU_DCDCLPCTRL
	EMU_DCDCLNFREQCTRL
	EMU_DCDCLPEM01CFG

EMU Reset Levels	
EXTENDED reset	EMU_VMONAVDDCTRL
	EMU_VMONALTAVDDCTRL
	EMU_VMONDVDDCTRL
	EMU_VMONIO0CTRL
FULL reset	EMU_EM4CTRL

9.4 Register Map

The offset register address is relative to the registers base address.

Offset	Name	Туре	Description
0x000	RMU_CTRL	RW	Control Register
0x004	RMU_RSTCAUSE	R	Reset Cause Register
0x008	RMU_CMD	W1	Command Register
0x00C	RMU_RST	RW	Reset Control Register
0x010	RMU_LOCK	RWH	Configuration Lock Register

9.5 Register Description

9.5.1 RMU_CTRL - Control Register

		<u></u>														
Offset			Bit Position													
0x000	30 30 31 52 52 52 52 52 52 52 52 52 52 52 52 52	25 23 24 25 25 25 25 25 25 25 25 25 25 25 25 25	5 6 7 1													
Reset		0×0	000 000 X													
Access		WA N	N N N N N N N N N N N N N N N N N N N													
Name		RESETSTATE	PINRMODE SYSRMODE LOCKUPRMODE													
Bit	Name	Reset Access	Description													
31:26	Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Convetions PESETSTATE Ov0 RW System Software Reset State															
25:24	RESETSTATE	0x0 RW System Software Reset State														
	Bit-field for software use only. This field has no effect on the RMU and is reset by power-on reset and hard pin reset on															
23:15	Reserved	tions														
14:12	PINRMODE 0x4 RW PIN Reset Mode															
	Controls the reset level for Pin reset request. These settings only apply when PINRESETSOFT in CLW0 in the Lock bit page is set.															
	Value	Mode	Description													
	0	DISABLED	Reset request is blocked.													
	1	LIMITED	The CRYOTIMER, DEBUGGER, RTCC, are not reset.													
	2	EXTENDED	The CRYOTIMER, DEBUGGER are not reset. RTCC is reset.													
	4	FULL	The entire device is reset except some EMU and RMU registers.													
11	Reserved	To ensure compatibility w	with future devices, always write bits to 0. More information in 1.2 Conven-													
10:8	SYSRMODE	0x2 RW	Core Sysreset Reset Mode													
	Controls the reset leve	el for Core SYSREST rese	et request.													
	Value	Mode	Description													
	0	DISABLED	Reset request is blocked.													
	1	LIMITED	The CRYOTIMER, DEBUGGER, RTCC, are not reset.													
	2	EXTENDED	The CRYOTIMER, DEBUGGER are not reset. RTCC is reset.													
	4	FULL	The entire device is reset except some EMU and RMU registers.													
7	Reserved	To ensure compatibility w	with future devices, always write bits to 0. More information in 1.2 Conven-													

Bit	Name	Reset	Access	Description
6:4	LOCKUPRMODE	0x0	RW	Core LOCKUP Reset Mode
	Controls the reset le	vel for Core LOC	KUP reset	request.
	Value	Mode		Description
	0	DISABLED		Reset request is blocked.
	1	LIMITED		The CRYOTIMER, DEBUGGER, RTCC, are not reset.
	2	EXTENDED		The CRYOTIMER, DEBUGGER are not reset. RTCC is reset.
	4	FULL		The entire device is reset except some EMU and RMU registers.
3	Reserved	To ensure contions	npatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
2:0	WDOGRMODE	0x4	RW	WDOG Reset Mode
	Controls the reset le	vel for WDOG res	set request	i.
	Value	Mode		Description
	0	DISABLED		Reset request is blocked. This disable bit is redundant with enable/ disable bit in WDOG
	1	LIMITED		The CRYOTIMER, DEBUGGER, RTCC, are not reset.
	2	EXTENDED		The CRYOTIMER, DEBUGGER are not reset. RTCC is reset.
	4	FULL		The entire device is reset except some EMU and RMU registers.

9.5.2 RMU_RSTCAUSE - Reset Cause Register

Offset											В	it Po	ositi	on														
0x004	30 31	28	26	25	24	23	22 5	20	19	18	17	16	15	4	13	12	7	10	ဝ	æ	7	9	2	4	က	2	_	0
Reset												0					0	0	0	0				0	0	0		0
Access												2					<u>~</u>	~	<u>~</u>	22				ď	~	2		<u>~</u>
Name												EM4RST					WDOGRST	SYSREQRST	LOCKUPRST	EXTRST				DECBOD	DVDDBOD	AVDDBOD		PORST
Bit	Name			Res	set		Α	cces	ss	Des	crip	tior	1															
31:17	Reserved			To e		ire c	compa	tibilit	'y w	ith fu	ıture	de	/ices	, alv	vays	s wri	te b	its t	o 0.	Mor	e inf	orma	atioi	n in	1.2	Cor	nver	1-
16	EM4RST			0			R			EM4	4 Re	set																
	Set if the son page 2										y so	ftwa	are. S	See	Tab	le 9.	2 R	MU	Res	set C	aus	e Re	gist	er I	nter	pret	atio	n —
15:12	Reserved			To e		ire c	compa	tibilit	'y w	ith fu	ıture	de	/ices	s, alv	vay	s wri	te b	its t	o 0.	Mor	e inf	orma	atioi	n in	1.2	Cor	nver	1-
11	WDOGRS	ST.		0			R			Wat	chd	og l	Rese	et														
	Set if a watchdog reset has been performed. Must be cleared by software. See Table 9.2 RMU Reset Cause Register Interpretation on page 203 for details on how to interpret this bit.															er-												
10	SYSREQF	RST		0			R			Sys	tem	Re	ques	st R	ese	t												
	Set if a sys													d by	/ sot	ftwar	e. S	See	Tabl	le 9.	2 RN	IU R	lese	et C	aus	e Re	egist	ter
9	LOCKUPF	RST		0			R			LO	CKU	P R	eset	:														
	Set if a LC pretation of												by s	oftw	are.	See	Tal	ble !	9.2 I	RMU	J Re	set C	Caus	se F	Regi	ster	Inte	er-
8	EXTRST			0			R			Ext	erna	l Pi	n Re	set														
	Set if an e Interpretat		•				•							oy s	oftw	are.	See	е Та	ble 9	9.2 F	RMU	Res	et (Cau	se F	Regi	ster	
7:5	Reserved			To d		ire c	ompa	tibilit	'y w	ith fu	ıture	de	/ices	, alv	vays	s wri	te b	its t	o 0.	Mor	e inf	orma	atioi	n in	1.2	Cor	nver	1-
4	DECBOD			0			R			Bro	wn	Out	Det	ecto	r D	ecou	ıple	Do	mai	in R	eset							
	Set if a reg Reset Cau	-																		by s	oftw	are.	See	е Та	ble	9.2	RMI	J
3	DVDDBO	D		0			R			Bro	wn	Out	Det	ecto	or D	VDD	Re	set										
	Set if a un 9.2 RMU F																					twar	e. S	See	Tab	le		
2	AVDDBO)		0			R			Bro	wn	Out	Det	ecto	r A	VDD	Re	set										
	Set if a un 9.2 RMU F																					twar	e. S	See	Tab	le		
1	Reserved			To d		ire c	compa	tibilit	y w	ith fu	iture	de	/ices	, alv	vay	s wri	te b	its t	o 0.	Mor	e inf	orma	atio	n in	1.2	Cor	nver	1-

Bit	Name	Reset	Access	Description
0	PORST	0	R	Power on Reset
	Set if a power on repretation on page 2			st be cleared by software. See Table 9.2 RMU Reset Cause Register Interpret this bit.

9.5.3 RMU_CMD - Command Register

Offset	Bit Position																															
0x008	31	30	29	28	27	26	25	24	23	22	21	20	19	9	17	16	15	4	13	12	7	10	6	8	7	9	5	4	3	2	_	0
Reset						•								•												•						0
Access																																W1
Name																																RCCLR
																																~

Bit	Name	Reset	Access	Description							
31:1	Reserved	To ensure contions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-							
0	RCCLR	0	W1	Reset Cause Clear							
	Set this bit to clear the RSTCAUSE register.										

9.5.4 RMU_RST - Reset Control Register

	Bit Position																														
31	30	29	28	27	26	25	24	23	22	21	20	9	18	17	16	15	4	13	12	1	9	6	8	7	9	5	4	က	2	_	0
	31	30	30 30 26 26	30 30 28 28	30 28 27 27	31 29 28 27 26 26 27	30 27 26 27 26 27 26 27 26 27 26 27	31 29 27 27 28 27 27 28 27 27 28	30 27 28 24 25 25 24 25 25 23	31 29 30 27 27 28 28 27 28 27 28 27 28 29 20 27 27 28 28 29 29 20 20 20 20 20 20 20 20 20 20 20 20 20	31 28 29 24 27 28 29 29 20 20 20 21 22 23 23 24 25 27 28 28 29 29 29 29 29 29 29 29 29 29 29 29 29	31 29 30 27 27 28 27 28 27 28 27 28 27 28 27 28 27 28 28 27 28 28 29 20 20 20 20 20 20 20 20 20 20 20 20 20	31 29 29 39 31 29 29 39 31 29 29 39 31 29 29 39 31 29 29 29 29 29 29 29 29 29 29 29 29 29	31 29 30 27 27 28 27 28 27 28 27 28 29 19 19 19																	

I	3it	Name	Reset	Access	Description
;	31:0	Reserved	To ensure com tions	npatibility w	with future devices, always write bits to 0. More information in 1.2 Conven-

9.5.5 RMU_LOCK - Configuration Lock Register


Offset		Bit Position																														
0x010	31	31 31 32 33 33 34 35 36 36 36 36 36 36 36 36 36 36 36 36 36												0																		
Reset												0000x0																				
Access	RWH																															
Name		LOCKKEY																														
Bit	Na	me					Re	set			Ac	ces	s	Des	crip	tion																

Bit	Name	Reset	Access	Description
31:16	Reserved	To ensure c tions	ompatibility	with future devices, always write bits to 0. More information in 1.2 Conven-
15:0	LOCKKEY	0x0000	RWH	Configuration Lock Key

Write any other value than the unlock code to lock RMU_CTRL and RMU_RST from editing. Write the unlock code to unlock. When reading the register, bit 0 is set when the lock is enabled.

Mode	Value	Description
Read Operation		
UNLOCKED	0	RMU registers are unlocked
LOCKED	1	RMU registers are locked
Write Operation		
LOCK	0	Lock RMU registers
UNLOCK	0xE084	Unlock RMU registers

10. EMU - Energy Management Unit



Quick Facts

What?

The EMU (Energy Management Unit) handles the different low energy modes in EFR32

Why?

The need for performance and peripheral functions varies over time in most applications. By efficiently scaling the available resources in real time to match the demands of the application, the energy consumption can be kept at a minimum.

How?

With a broad selection of energy modes, a high number of low-energy peripherals available even in EM2 Deep Sleep, and short wake-up time (3 µs from EM2 Deep Sleep and EM3 Stop), applications can dynamically minimize energy consumption during program execution.

10.1 Introduction

The Energy Management Unit (EMU) manages all the low energy modes (EM) in EFR32. Each energy mode manages whether the CPU and the various peripherals are available. The energy modes range from EM0 Active to EM4 Shutoff. EM0 Active mode provides the highest amount of features, enabling the CPU, Radio, and peripherals with the highest clock frequency. EM4 Shutoff Mode provides the lowest power state, allowing the part to return to EM0 Active on a wake-up condition. The EMU also controls the various power routing configurations, internal regulators settings, and voltage monitoring needed for optimal power configuration and protection.


10.2 Features

The primary features of the EMU are listed below:

- · Energy Modes control
 - · Entry into EM4 Hibernate or EM4 Shutoff
 - · Configuration of regulators and clocks for each Energy Mode
 - · Configuration of various EM4 Hibernate/Shutoff wake-up conditions
 - · Configuration of RAM power and retention settings
 - · Configuration of GPIO retention settings
- · Power routing configurations
 - DCDC control
 - · Internal power switches allowing for extensible system power architecture
- · Temperature measurement control and status
- · Brown Out Detection
- · Voltage Monitoring
 - · Four dedicated continuous monitor channels
 - · Optional monitor features include interrupt generation and low power mode wake-up
- · State Retention
- · Voltage Scaling
 - EM0/EM1 voltage scaling
 - EM2/EM3 voltage scaling
 - · EM4H voltage scaling

10.3 Functional Description

The EMU is responsible for managing the wide range of energy modes available in EFR32. The block works in harmony with the entire platform to easily transition between energy modes in the most efficient manner possible. The following diagram Figure 10.1 EMU Overview on page 215, shows the relative connectivity to the various blocks in the system.



The combined state of these modules defines the required energy mode

Figure 10.1. EMU Overview

The EMU is available on the peripheral bus. The energy management state machine controls the internal voltage regulators, oscillators, memories, and interrupt system. Events, interrupts, and resets can trigger the energy management state machine to return to the active state. This is further described in the following sections.

The power architecture is highly configurable to meet system power performance needs. Several external power configurations are supported. The EMU allows flexible control of internal DCDC, Digital LDO Regulator, and internal power switching.

10.3.1 Energy Modes

EFR32 features six main energy modes, referred to as Energy Mode 0 (EM0 Active) through Energy Mode 4 (EM4 Shutoff). The Cortex-M4 is only available for program execution in EM0 Active. In EM0 Active/EM1 Sleep any peripheral function can be enabled. EM2 Deep Sleep through EM4 Shutoff, also referred to as low energy modes, provide a significantly reduced energy consumption while still allowing a rich set of peripheral functionality. The following Table 10.1 table on page 216 shows the possible transitions between different energy modes.

Table 10.1. Energy Mode Transitions

Current Mode	EM Transition	Action				
	Enter EM0 Active	Enter EM1 Sleep	Enter EM2 Deep Sleep	EnterEM3 Stop	EnterEM4 Hi- bernate	Enter EM4 Shutoff
EM0 Active		Sleep (WFI, WFE)	Deep Sleep (WFI, WFE)	Deep Sleep (WFI, WFE)	EM4 Entry	EM4 Entry
EM1 Sleep	IRQ		Peripheral wake up done ¹	Peripheral wake up done ¹		
EM2 Deep Sleep	IRQ	Peripheral wake up req ¹				
EM3 Stop	IRQ	Peripheral wake up req ¹				
EM4 Hibernate	Wake Up					
EM4 Shutoff	Wake Up					
N	-		•	•		•

Note:

The LESENSE, ADC, RAC, and LEUART have the ability to temporarily wake up the part from either EM2 Deep Sleep or EM3 Stop to EM1 Sleep in order to transfer data. Once completed, the part is automatically placed back into the EM2 Deep Sleep or EM3 Stop mode.

The Core can always request to go to EM1 Sleep with the WFI or WFE command during EM0 Active. The core will be prevented from entering EM2 Deep Sleep or EM3 Stop if the RAC is transferring data or if Flash is programming or erasing.

An overview of supported energy modes and available functionality is shown in Table 10.2 EMU Energy Mode Overview on page 216. For each energy mode, the system will typically default to its lowest power configuration, with non-essential clocks and peripherals disabled. Functionality may be then selectively enabled by software.

Table 10.2. EMU Energy Mode Overview

	EM0 Active/EM1 Sleep	EM2 Deep Sleep	EM3 Stop	EM4 Hiber- nate	EM4 Shutoff
Wake-up time to EM0 Active/EM1 Sleep	_	3 µs ¹	3 µs ¹	90 μs ¹	90 μs ¹
Core Active	Yes, in EM0 only	_	_	_	_
Debug	Available	See Note ²	See Note ²	_	_
Digital logic and system RAM retained	Yes	Yes	Yes	_	_
Flash Memory Access	Available	_	_	_	_
LDMA (Linked DMA Controller)	Available	Available ³	Available ³	_	_
RAC (Radio Controller)	Available	Available ⁴	_	_	_

^{1.} Peripheral wake-up from EM2/3 to EM1 and then automatically back to EM2/3 when done.

	EM0 Active/EM1 Sleep	EM2 Deep Sleep	EM3 Stop	EM4 Hiber- nate	EM4 Shutoff
RFSENSE (Ultra Low Energy RF Detection)	Available	Available	Available	Available	Available
High Frequency Oscillators (HFRCO, HFXO) and Clocks (HFSRCLK, HFCLK, HFCORECLK, HFBUSCLK, HFPERCLK, HFRADIOCLK, HFCLKLE)	Available	_	_	_	_
Auxiliary High Frequency Oscillator (AUXHFR-CO) and Clock (AUXCLK)	Available	Available ⁵	Available ⁵	_	_
Low Frequency Oscillators (LFRCO, LFXO)	Available	Available	_	Available	Available
Low Energy Clocks A and B (LFACLK, LFBCLK)	Available	Available	Available ⁷	_	_
Low Energy Clock E (LFECLK)	Available	Available	Available ⁷	Available	_
ULFRCO (Ultra Low Frequency Oscillator)	On	On	On	On	Available
CRYPTO (Crypto Accelerator)	Available	_	_	_	_
GPCRC (Cyclic Redundancy Check)	Available	_	_	_	_
RTCC (Real Time Counter and Calendar)	Available	Available	Available ⁷	Available	_
RTCC Memory Retained	Yes	Yes	Yes	Yes	_
USART (USART/SPI)	Available	_	_	_	_
LEUART (Low Energy UART)	Available	Available ³	_	_	_
I ² C	Available	Available ⁶	Available ⁶	_	_
TIMER (Timer/Counter)	Available	_	_	_	_
LETIMER (Low Energy Timer)	Available	Available	Available ⁷	_	_
CRYOTIMER (Ultra Low Energy Timer/Counter)	Available	Available	Available ⁷	Available	Available
WDOG (Watchdog)	Available	Available	Available ⁷	_	_
PCNT (Pulse Counter)	Available	Available	Available	_	_
ACMP (Analog Comparator)	Available	Available ⁸	Available ⁸	_	_
ADC (Analog to Digital Converter)	Available	Available ^{3, 5}	Available ^{3, 5}	_	_
IDAC (Current Digital to Analog Converter)	Available	Available	Available	_	_
VDAC (Voltage Digital to Analog Converter)	Available	Available	Available	_	_
OPAMP (Operational Amplifier)	Available	Available	Available	_	_
LESENSE (Low Energy Sensor)	Available	Available ³	_	_	_
EMU Temperature Sensor	Available	Available	Available	Available	_
DC-DC Converter	Available	Available	Available	Available	_
VMON Wake-up or Reset	Available	Available	Available	Available	_
Brown-Out Detect/Power-on Reset	Available	Available	Available	Available	Available
Pin Reset	Available	Available	Available	Available	Available
GPIO Pin Interrupts	Available	Available	Available	Available ⁹	Available ⁹
GPIO Pin State Retention	Yes	Yes	Yes	Available ¹⁰	Available ¹⁰

		EM0 Active/EM1 Sleep	EM2 Deep Sleep	EM3 Stop	EM4 Hiber- nate	EM4 Shutoff
--	--	----------------------------	-------------------	----------	--------------------	-------------

Note:

- 1. Approximate time. Refer to the data sheet
- 2. Leaving the debugger connected when in EM2 or EM3 will cause the system to enter a higher power EM2 mode in which the high frequency clocks are still enabled and certain core functionality is still powered-up in order to maintain debug-functionality.
- 3. The LDMA can be used with some low power peripherals (e.g., ADC, LEUART, LESENSE, CSEN) in EM2/3. Features required by the LDMA which are not supported in EM2/3 (e.g., HFCLK), will be automatically enabled prior to the LDMA transfer and then automatically disabled afterwards.
- 4. The RAC can be woken via a PRS interrupt to EM1 to transfer data. Once complete, the system will return to EM2.
- 5. While in EM2/3, an asynchronous event can be routed through PRS (e.g. GPIO IRQ or ACMP output) to wake up the ADC. Features required by the ADC which are not supported in EM2/3 (e.g., AUXHFRCO) will be automatically enabled to allow the ADC to convert a sample, and then automatically disabled afterwards.
- 6. I2C functionality limited to receive address recognition
- 7. Must be using ULFRCO
- 8. ACMP functionality in EM2/3 limited to edge interrupt
- 9. Pin wake-up in EM4 supported only on GPIO_EM4WUx pins. Consult data sheet for complete list of pins.
- 10. If enabled in EMU->EM4CTRL.EM4IORETMODE.

The different energy modes are summarized in the following sections.

10.3.1.1 EM0 Active

EM0 Active provides all system features.

- · Cortex-M4 is executing code
- · Radio functionality is available
- · High and low frequency clock trees are active
- · All oscillators are available
- · All peripheral functionality is available

10.3.1.2 EM1 Sleep

EM1 Sleep disables the core but leaves the remaining system fully available.

- · Cortex-M4 is in sleep mode. Clocks to the core are off
- · Radio functionality is available
- · High and low frequency clock trees are active
- · All oscillators are available
- · All peripheral functionality is available

10.3.1.3 EM2 Deep Sleep

This is the first level into the low power energy modes. Most of the high frequency peripherals are disabled or have reduced functionality. Memory and registers retain their values.

- · Cortex-M4 is in sleep mode. Clocks to the core are off.
- · RFSENSE available. Radio inactive
- · High frequency clock tree is inactive
- Low frequency clock tree is active
- · The following oscillators are available
 - · LFRCO, LFXO, ULFRCO, AUXHFRCO (on demand, if used by the ADC)
- · The following low frequency peripherals are available
 - RTCC, WDOG, LEUART, LETIMER, LESENSE, PCNT, CRYOTIMER
- The following analog peripherals are available (with potential limitations on functionality)
 - ADC, IDAC, VDAC, OPAMP
- · Wake-up to EM0 Active through
 - Peripheral interrupt, reset pin, power on reset, asynchronous pin interrupt, I2C address recognition, or ACMP edge interrupt
- · Wake-up to EM1 Sleep through
 - · RAC data transfer request
 - · Part returns to EM2 Deep Sleep when transfers are complete
- · RAM and register values are preserved
 - · RAM blocks may be optionally powered down for lower power
- · GPIO pin state is retained
- · RTCC memory is retained
- The DC-DC converter can be configured to remain on in Low Power mode.

10.3.1.4 EM3 Stop

In this low energy mode, all low frequency oscillators (LFXO, LFRCO) and all low frequency clocks derived from them, are stopped, as well as all high frequency clocks. Most peripherals are disabled or have reduced functionality. Memory and registers retain their values.

- · Cortex-M4 is in sleep mode. Clocks to the core are off.
- · RFSENSE available. Radio inactive
- · High frequency clock tree is inactive
- All low frequency clock trees derived from the low frequency oscillators (LFXO, LFRCO) are inactive
- · The following oscillators are available
 - ULFRCO, AUXHFRCO (on demand, if used by the ADC)
- · The following low frequency peripherals are available if clocked by the ULFRCO
 - RTCC, WDOG, CRYOTIMER
- The following analog peripherals are available (with potential limitations on functionality)
 - · ADC, IDAC, VDAC, OPAMP
- Wake-up to EM0 Active through
 - · Peripheral interrupt, reset pin, power on reset, asynchronous pin interrupt, I2C address recognition, or ACMP edge interrupt
- · Wake-up to EM1 Sleep through
 - · RAC data transfer request
 - · Part returns to EM3 Stop when transfers are complete
- RAM and register values are preserved
 - RAM blocks may be optionally powered down for lower power
- · GPIO pin state is retained
- · RTCC memory is retained
- The DC-DC converter can be configured to remain on in Low Power mode.

10.3.1.5 EM4 Hibernate

The majority of peripherals are shutoff to reduce leakage power. A few selected peripherals are available. System memory and registers do not retain values. GPIO PAD state and RTCC RAM are retained. Wake-up from EM4 Hibernate requires a reset to the system, returning it back to EM0 Active

- · Cortex-M4 is off
- · RFSENSE available. Radio is off.
- · High frequency clock tree is off
- Some low frequency clock trees may be active
- · The following oscillators are available
 - LFRCO, LFXO, ULFRCO
- · The following low frequency peripherals are available
 - · RTCC, CRYOTIMER
- Wake-up to EM0 Active through
 - VMON, EMU Temperature Sensor, RTCC, RFSENSE, CRYOTIMER, reset pin, power on reset, asynchronous pin interrupt (on GPIO EM4WUx pins only)
- GPIO pin state may be retained (depending on EMU->EM4CTRL.EM4IORETMODE configuration)
- · RTCC memory is retained
- The DC-DC converter can be configured to remain on in Low Power mode.

10.3.1.6 EM4 Shutoff

EM4 Shutoff is the lowest energy mode of the part. There is no retention except for GPIO PAD state. Wake-up from EM4 Shutoff requires a reset to the system, returning it back to EM0 Active

- · Cortex-M4 is off
- · RFSENSE available. Radio is off.
- · High frequency clock tree is off
- · Low frequency clock tree may be active
- · The following oscillators are available
 - LFRCO, LFXO, ULFRCO
- · The following low frequency peripherals are available
 - CRYOTIMER
- Wake-up to EM0 Active through
 - RFSENSE, CRYOTIMER, reset pin, power on reset, asynchronous pin interrupt (on GPIO EM4WUx pins only)
- GPIO pin state may be retained (depending on EMU->EM4CTRL.EM4IORETMODE configuration)
- The DC-DC converter configuration is reset to its default Unconfigured configuration (DC-DC converter disabled and bypass switch is off)

10.3.2 Entering Low Energy Modes

The following sections describe the requirements for entering the various energy modes.

Note: If Voltage scaling is being used to save system energy, it is important to ensure the proper conditions for entry and exit of EM2 Deep Sleep, EM3 Stop or EM4 Hibernate be met. See 10.3.9.2.1 EM2/EM3 Voltage Scaling Guidelines and 10.3.9.3.1 EM4H Voltage Scaling Guidelines for details.

10.3.2.1 Entry Into EM1 Sleep

Energy mode EM1 Sleep is entered when the Cortex-M4 executes the Wait For Interrupt (WFI) or Wait For Event (WFE) instruction while the SLEEPDEEP bit the Cortex-M4 System Control Register is cleared. The MCU can re-enter sleep automatically out of an Interrupt Service Routine (ISR) if the SLEEPONEXIT bit in the Cortex-M4 System Control Register is set. Refer to ARM documentation on entering Sleep modes.

Alternately, EM1 Sleep can be entered from either EM2 Deep Sleep or EM3 Stop from a Peripheral Wake-up Request allowing transfers between the Peripheral and System RAM or Flash. On EFR32, ADC, IDAC, LESENSE, and LEUART peripherals can request this wake-up event. Refer to their respective register specification to enable this option. The system will return back to EM2 DeepSleep or EM3 Stop once the ADC, IDAC, LESENSE, or LEUART have completed its transfers and processing.

During Peripheral Wake-Up Request, additional system resources such as FLASH and other Peripherals can be enabled for access.

10.3.2.2 Entry Into EM2 Deep Sleep or EM3 Stop

Energy mode EM2 Deep Sleep or EM3 Stop may be entered when all of the following conditions are true:

- · Radio RAC state machine is in OFF state
- · IDAC is currently not updating output.
- · Cortex-M4 (if present) is in DEEPSLEEP state
- · Flash Program/Erase Inactive
- · DMA done with all current requests
- · A debugger is not currently connected.

Entry into EM2 Deep Sleep and EM3 Stop can be blocked by setting the EMU CTRL->EM2BLOCK bit.

Note: When EM2 Deep Sleep or EM3 Stop entry is blocked, the part is not able to enter a lower energy state. The core will be in a sleep state, similar to EM1, where it is waiting for a proper interrupt of other valid wake-up event. Once the blocking conditions are removed, then the part will automatically enter a lower energy state.

Energy mode EM2 Deep Sleep is entered from EM0 Active when the Cortex-M4 executes the Wait For Interrupt (WFI) or Wait For Event (WFE) instruction while the SLEEPDEEP bit in the Cortex-M4 System Control Register is set. The MCU can re-enter DeepSleep automatically out of an Interrupt Service Routine (ISR) if the SLEEPONEXIT bit in the Cortex-M4 System Control Register is set. Refer to ARM documentation on entering Sleep modes.

Alternately, EM2 Deep Sleep or EM3 Stop is entered from EM1 Sleep upon the completion of a Peripheral Wake-Up Request from the RAC if no EM0 Active wake-up happens in the meantime.

10.3.2.3 Entry Into EM4 Hibernate or EM4 Shutoff

Energy mode EM4 Hibernate and EM4 Shutoff is entered through register access.

Software must ensure no modules are active, such as RAC, when entering EM4 Hibernate/Shutoff. EM4CTRL->EM4STATE field must be configured to select either Hibernate (EM4H) or Shutoff (EM4S) mode prior to entering EM4.

Software may enter EM4 Hibernate/Shutoff from EM0 Active by writing the sequence 2,3,2,3,2,3,2,3,2 to EM4CTRL->EM4ENTRY bit field. If the EM4BLOCK bit in WDOGn_CTRL is set, the CPU will be prevented from entering EM4 Hibernate/Shutoff by software request.

An active debugger connection will prevent entry into EM4 Hibernate/Shutoff.

Note that upon entry into EM4 Shutoff, the DC-DC converter configuration is reset to its default (i.e. Unconfigured) configuration. In the Unconfigured configuration, the DC-DC converter will be disabled and the bypass switch will be turned off.

10.3.3 Exiting a Low Energy Mode

A system in EM2 Deep Sleep and EM3 Stop can be woken up to EM0 Active through regular interrupt requests from active peripherals. Since state and RAM retention is available, the EFR32 is fully restored and can continue to operate as before it went into the Low Energy Mode.

Wake-Up from EM4 Hibernate or EM4 Shutoff is performed through reset. Wake-Up from a specific module must be enabled in that module's EM4WUEN register.

Enabled interrupts that can cause wake-up from a low energy mode are shown in Table 10.3 EMU Wake-Up Triggers from Low Energy Modes on page 222. The wake-up triggers always return the EFR32 to EM0 Active/EM1 Sleep. Additionally, any reset source will return to EM0 Active. VMON-based EM4 Hibernate wake-ups also set the corresponding rise or fall interrupt flag. These flags serve as the wake-up source for EM4 Hibernate and must be cleared by software on EM4 Hibernate exit. Not doing so will result in an immediate wake-up after next EM4 Hibernate entry.

Table 10.3. EMU Wake-Up Triggers from Low Energy Modes

Peripheral	Wake-Up Trigger	EM2 Deep Sleep	EM3 Stop	EM4 Hiber- nate	EM4 Shut- off
LEUART (Low Energy UART)	Receive / transmit	Yes	_	_	_
LETIMER	Any enabled interrupt	Yes	_	_	_
WDOG	Any enabled interrupt	Yes	Yes	_	_
LESENSE	Any enabled interrupt	Yes	_	_	_
LFXO	Ready Interrupt	Yes	_	_	_
LFRCO	Ready Interrupt	Yes	_	_	_
I ² C	Receive address recognition	Yes	Yes	_	_
ACMP	Any enabled edge interrupt	Yes	Yes	_	_
ADC	SINGLE / SCAN FIFO events, window comparator, and VREF overvoltage	Yes	Yes	_	_
VDAC	Any enabled interrupt except EM23ERRIF	Yes	Yes	_	_
PCNT	Any enabled interrupt	Yes	Yes ¹	_	_
RTCC	Any enabled interrupt	Yes	Yes	Yes ²	
VMON	Rising or falling edge on any monitored power	Yes	Yes	Yes ²	_
EMU Temperature Sensor	Measured temperature outside the defined limits	Yes	Yes	Yes ²	_
CRYOTIMER	Timeout	Yes	Yes	Yes ²	Yes ²
Pin Interrupts	Transition	Yes	Yes	Yes ^{2, 3}	Yes ^{2, 3}
RFSENSE	RF signal detected	Yes	Yes	Yes ²	Yes ²
Reset Pin	Assertion	Yes	Yes	Yes	Yes
Power	Cycle Off/On	Yes	Yes	Yes	Yes

Note:

- 1. When using an external clock
- 2. Corresponding bit in the module's EM4WUEN must be set.
- 3. Only available on a subset of the pins. Refer to the data sheet for details.

10.3.4 Power Configurations

The EFR32 allows several power configurations with additional options giving flexible power architecture selection.

In order to provide the lowest power consuming radio solutions, the EFR32 comes with a DC-DC module to power internal circuits. The DC-DC requires an external inductor and capacitor (refer to the data sheet for recommended values).

The EFR32 has multiple internal power domains: IO Supply (IOVDD), Analog & Flash (AVDD), RF Analog Supply (RFVDD), RF Power Amplifier Supply (PAVDD), Input to Digital LDO (DVDD), and Low Voltage Digital Supply (DECOUPLE). Additional detail for each configuration and option is given in the following sections.

When assigning supply sources, the following requirement must be adhered to:

- VREGVDD = AVDD (Must be the highest voltage in the system)
- VREGVDD >= DVDD
- VREGVDD >= PAVDD
- VREGVDD >= RFVDD
- VREGVDD >= IOVDD

10.3.4.1 Power Configuration 0: Unconfigured

Upon power-on reset (POR) or entry into EM4 Shutoff, the system is configured in a safe state that supports all of the available Power Configurations. The Unconfigured Configuration is shown in the simplified diagram below.

In the Unconfigured Configuration:

- The DC-DC converter's Bypass switch is OFF.
- The internal digital LDO is powered from the AVDD pin (i.e. REGPWRSEL=0 in EMU_PWRCTRL). Note the maximum allowable current into the LDO when REGPWRSEL=0 is 20 mA. For this reason, immediately after startup firmware should configure RE-GPWRSEL=1 to power the digital LDO from DVDD.
- The analog blocks are powered from the AVDD supply pin (i.e., ANASW=0 in EMU_PWRCTRL).

After power on, firmware can configure the device to based on the external hardware configuration. Note that the PWRCFG register can only be written once to a valid value and is then locked. This should be done immediately out of boot to select the proper power configuration. The DC-DC and PWRCTRL registers will be locked until the PWRCFG register is configured.




Figure 10.2. Unconfigured Power Configuration

10.3.4.2 Power Configuration 1: No DC-DC

In Power Configuration 1, the DC-DC converter is programmed in Off mode and the Bypass switch is Off. The DVDD pin must be powered externally - typically, DVDD is connected to the main supply. DVDD powers the internal Digital LDO (i.e., REGPWRSEL=1) which powers the digital circuits. IOVDD and AVDD are powered from the main supply as well. RFVDD and PAVDD, which power the radio, are shorted to the main supply as well.

VREGSW must be left disconnected in this configuration.




Figure 10.3. DC-DC Off Power Configuration

10.3.4.3 Power Configuration 2: DC-DC

For the lowest power applications, the DC-DC converter can be used to power the DVDD supply, as well as RFVDD and PAVDD.

In Power Configuration 2, the DC-DC Output (V_{DCDC}) is connected to DVDD. DVDD powers the internal Digital LDO (i.e., RE-GPWRSEL=1) which powers the digital circuits. AVDD is connected to the main supply voltage. The internal analog blocks may be powered from AVDD or DVDD, depending on the ANASW configuration. RFVDD and PAVDD are powered from V_{DCDC} as well.

IOVDD could be connected to either the main supply (as shown below) or to V_{DCDC} , depending on the system IO requirements. Because V_{DCDC} will be unpowered (i.e., floating) at startup, if IOVDD is powered from the DC-DC converter then any circuit attached to IOVDD will not be powered until the DC-DC is configured (or the bypass switch is enabled). Refer to 10.3.8 IOVDD Connection section for further details and issues that may result when connecting IOVDD to V_{DCDC} .




Figure 10.4. DC-DC Standard Power Configuration

As the Main Supply voltage approaches the DC-DC output voltage, it eventually reaches a point where becomes inefficient (or impossible) for the DC-DC module to regulate V_{DCDC} . At this point, firmware can enable bypass mode, which effectively disables the DC-DC and shorts the Main Supply voltage directly to the DC-DC output. If and when sufficient voltage margin on the Main Supply returns, the system can be switched back into DC-DC regulation mode.

An alternate "High RF Power" DC-DC configuration has the external Main Supply connected directly to the PAVDD. This configuration supports a higher transmit power (e.g., >13 dBm) required for some radio protocol specifications. No additional software setting is required for this mode. The following diagram shows an example of connecting PAVDD to the Main Supply while DVDD and RFVDD are connected to the filtered V_{DCDC} .




Figure 10.5. DC-DC High RF Power Configuration

10.3.5 DC-to-DC Interface

The EFR32 devices feature a DC-DC buck converter which requires a single external inductor and a single external capacitor. The converter takes the VREGVDD input voltage and converts it down to an output voltage between VREGVDD and 1.8 V with a peak efficiency of approximately 90% in Low Noise (LN) mode and 85% in Low Power (LP) mode. Refer to the data sheet for full DC-DC specifications.

The DC-DC converter operates in either Low Noise (LN) or Low Power (LP) mode. LN mode is intended for higher current operation (e.g., >= 10 mA), whereas LP mode is intended for very low current operation (e.g., < 10 mA).

In addition, the DC-DC converter supports an unregulated Bypass mode, in which the input voltage is directly shorted to the DC-DC output.

10.3.5.1 Bypass Mode

In Bypass mode, the VREGVDD input voltage is directly shorted to the DC-DC converter output through an internal switch. Consult the data sheet for the Bypass switch impedance specification.

The Bypass Current Limit limits the maximum current drawn from the input supply in Bypass mode. This current limit is enabled by setting the BYPLIMEN bit in the EMU_DCDCCLIMCTRL register, and the limit value may be adjusted between 20 mA and 320 mA using the BYPLIMSEL bitfield in the EMU_DCDCMISCCTRL register. When the difference between the DC-DC output voltage (V_{DCDC}) and the DC-DC input voltage (VREGVDD) is large, applications should enable the Bypass Current Limit before enabling Bypass mode. For example, if Bypass mode is enabled with VREGVDD=3.8 V and V_{DCDC} =1.8 V with a 4.7 μ F capacitor, the peak current draw may be quite large as it is limited only by the bypass switch on-resistance, which could result in drooping on the input supply voltage. For smaller input / output voltage differences (e.g., VREGVDD=2.4 V and V_{DCDC} =1.8 V), it may not be necessary to enable the Bypass Current Limit at all.

Note that the device will see an additional \sim 10 μ A of current draw when both the Bypass Current Limiter and Bypass Mode are enabled. Applications should therefore disable the Bypass Current Limiter (i.e., set BYPLIMEN = 0) after the DVDD voltage has reached the main supply voltage in Bypass Mode.

10.3.5.2 Low Power (LP) Mode

The Low Power (LP) controller operates in a hysteretic mode to keep the output voltage within a defined voltage band. Once the DC-DC output voltage drops below a programmable internal reference, the LP controller generates a pulse train to control the powertrain PFET switch, which charges up the DC-DC output capacitor. When the output voltage is at the programmed upper level, the powertrain PFET is turned off. The output ripple voltage may be quite large (>100 mV) in LP mode.

The LP controller supports load currents up to approximately 10 mA, making it suitable for light loads in EM0 and EM1, as well as EM2, EM3, or EM4 low energy modes.

10.3.5.3 Low Noise (LN) Mode

The Low Noise (LN) controller continuously switches the powertrain NFET and PFET switches to maintain a constant programmed voltage at the DVDD pin. The LN controller supports load current from sub-mA up to 200 mA.

The LN controller switching frequency is programmable using the RCOBAND bitfield in the EMU_DCDCLNFREQCTRL register. See below for recommended RCOBAND settings for each mode.

The DC-DC Low Noise controller operates in one of two modes:

- 1. Continuous Conduction Mode (CCM)
- 2. Discontinuous Conduction Mode (DCM)

10.3.5.3.1 Low Noise (LN) Continuous Conduction Mode (CCM)

CCM operation is configured by setting the LNFORCECCM bit in the EMU_DCDCMISCCTRL register. CCM can be used to improve the DC-DC converter's output transient response time to quick load current changes, which minimizes voltage transients on the DC-DC output.

Note that all references to CCM in the documentation actually refer to Forced Continuous Conduction Mode (FCCM) - that is, if the LNFORCECCM bit is set and the output load current is very low, the DC-DC will be forced to operated in CCM. In this case, the current through the inductor may be negative and current may flow back into the battery.

CCM is required for radio or Wireless Gecko systems because, unlike DCM, it allows use of the radio's interference minimization features. In CCM, the recommended DC-DC converter switching frequency is 6.4 MHz (RCOBAND = 4). Note that when the radio's interference minimization features are enabled, RCOBAND = 4 corresponds to a DC-DC converter switching frequency of 7 MHz.

10.3.5.3.2 Low Noise (LN) Discontinuous Conduction Mode (DCM)

To enable DCM, the LNFORCECCM bit in EMU_DCDCMISCCTRL must be cleared before entering LN. Typically, this configuration would occur while the part was in Bypass mode. Once DCM is enabled, the DC-DC should operate in DCM at light load currents. However, as the load current increases, the DC-DC will automatically transition into CCM without software intervention.

The advantage of DCM is improved efficiency for light load currents. However, in DCM the DC-DC has poorer dynamic response to changes in load current, leading to potentially larger changes in the regulated output voltage. In addition, DCM increases the potential RF switching interference, because in DCM the DC-DC switching events are load dependent and can no longer be synchronized with radio operation. For these reasons, DCM is not recommended for radio applications or for non-radio applications that expect large instantaneous load current steps. For example, if the DC-DC is in DCM, firmware may need to increment the core clock frequency in small steps to prevent a large sudden load increase.

In DCM, the recommended DC-DC converter switching frequency is 3 MHz (RCOBAND = 0).

10.3.5.4 DC-to-DC Programming Guidelines

Note: Refer to Application Note *AN0948: EFM32 and EFR32 Series 1 Power Configurations and DC-DC* detailed information on programming the DC-DC. Application Notes can be found on the Silicon Labs website (www.silabs.com/32bit-appnotes) or using the [**Application Notes**] tile in Simplicity Studio.

10.3.6 Analog Peripheral Power Selection

The analog peripherals (e.g., ULFRCO, LFRCO, LFXO, HFRCO, AUXHFRCO, VMON, IDAC, ADC) are powered from an internal analog supply domain, VDDX_ANA. VDDX_ANA may be supplied from either the AVDD or DVDD supply pins, depending on the configuration of the ANASW bit in the EMU_PWRCTRL register. Changes to the ANASW setting should be made immediately out of reset (i.e., in the Unconfigured Configuration), before all clocks (with the exception of HFRCO and ULFRCO) are enabled. If the DCDC converter is used and ANASW is set to 1, the switch will not take effect until after the DCDC output voltage has reached its target level. To prevent supply transients, firmware should configure and enable the DCDC, configure ANASW, and then enable clocks. If the DCDC converter is not used, IMMEDIATEPWRSWITCH should be set prior to setting ANASW so hardware can immediately apply the switch without waiting for the DCDC to settle.

Once ANASW is configured it should not be changed. Note that the flash is always powered from the AVDD pin, regardless of the state of the ANASW bit.

Table 10.4. Analog Peripheral Power Configuration

ANASW	Analog Peripheral Power Supply Source (VDDX_ANA)	Comments
0 (default)	AVDD pin	This configuration may provide a quieter supply to the analog modules, but is less efficient as AVDD is typically at a higher voltage than DVDD.
1	DVDD pin	This configuration may provide a noisier supply to the analog modules, but is more efficient. However, because the maximum allowable input voltage to many of the analog modules using APORT is limited to MIN(VDDX_ANA,IOVDD), this setting could artificially limit your analog input range.

10.3.7 Digital LDO Power Selection

The digital LDO may be powered from one of two supply pins, depending on the configuration of the REGPWRSEL bit in the EMU_PWRCTRL register. At startup, the digital is powered from the AVDD pin. When powered from AVDD, the LDO current is limited to 20 mA. Out of startup, firmware should configure and enable the DCDC (if desired) and then set REGPWRSEL=1 before increasing the core clock frequency.

Table 10.5. Digital LDO Power Configuration

REGPWRSEL	Digital LDO Power Source	Comments
0 (default)	AVDD pin	Maximum LDO current in this configuration is 20 mA. Firmware should configure REGPWRSEL to 1 after startup.
1	DVDD pin	This configuration supports all core frequencies, and should be used after startup.

10.3.8 IOVDD Connection

The IOVDD supply(s) must be less than or equal to AVDD. IOVDD will typically be connected to either the DC-DC Output (V_{DCDC}) or the main supply.

Because V_{DCDC} will be unpowered (i.e., floating) at startup, if IOVDD is powered from the DC-DC converter then any circuit attached to IOVDD will not be powered until the DC-DC is configured (or the bypass switch is enabled).

Note: This constraint can have serious and unintended side-effects. For example, if IOVDD=V_{DCDC}:

- 1. It isn't directly possible to program an unprogrammed device on a PCB through the serial wire interface. Programming the device requires IOVDD to be present (i.e., for SWCLK, SWDIO, etc), and IOVDD won't be present until after the part is programmed (i.e., the DC-DC is enabled in firmware to power up V_{DCDC}). It is possible to work around this issue, however, by providing an external supply for V_{DCDC} during programming.
- 2. Some unprogrammed devices are preloaded with a bootloader. The bootloader is expecting to read a logic high on the SWCLK pin to determine if the bootloader should execute. With no valid IOVDD voltage present, the code may incorrectly decide to execute the bootloader, which will cause the system to wait in the bootloader until a reset occurs.

Additionally, upon entry into EM4 Shutoff, the DC-DC converter configuration is reset to its default (Unconfigured) configuration. If $IOVDD = V_{DCDC}$, then any circuits attached to IOVDD will remain unpowered until the system is reset to exit EM4 Shutoff, and the DC-DC is configured (or the bypass switch is enabled).

Any application with powering external loads from the DC-DC converter must take into consideration the maximum allowable DC-DC load current. Refer to the data sheet for DC-DC load current specification.

10.3.9 Voltage Scaling

The voltage scaling feature allows for a tradeoff between power and performance. Voltage scaling applies an adjustment to the supply voltage for the on-chip digital logic and memories. For EM0 and EM1 operation, full device performance is supported when the Voltage Scale Level is set to its highest value. The Voltage Scale Level may be set lower when operating the system at slower clock speeds to save power. Voltage scaling does not affect the input or output range for analog peripherals or digital I/O logic levels. For more information about max system frequency supported for different voltage scaling levels. Refer to the CMU chapter and the data sheet specification tables.

Note: Some device sub-systems and operations are only supported at Voltage Scale Level 2.

- Flash write/erase is only supported at Voltage Scale Level 2.
- HFXO supports only 38-40 MHz crystals and is only supported at Voltage Scale Level 2.
- Radio operation and radio module register access is only supported at Voltage Scale Level 2. When using any other Voltage Scale
 Level access to all radio peripherals is locked out. Thus, firmware may only use Voltage Scale Level 0 during periods when radio
 operations or radio register accesses are not required.

Separate voltage scaling controls are available for the different energy modes. These are as follows:

- · EM0/EM1 Voltage Scaling
- EM2/EM3 Voltage Scaling
- · EM4H Voltage Scaling

10.3.9.1 EM0/EM1 Voltage Scaling

In energy modes EM0 and EM1, the user can dynamically scale voltages between Voltage Scale Level 2 and Voltage Scale Level 0 using the EM01VSCALE2 and EM01VSCALE0 bitfields in EMU_CMD register. A lower Voltage Scale Level can be used in conjunction with lower processor frequency to reduce power consumption. Once these commands are issued, hardware begins the process of voltage scaling and when done, the VSCALEDONE interrupt is triggered. Users can also poll VSCALEBUSY in EMU_STATUS which indicates that hardware is busy changing the voltage scale setting when set. VSCALE in EMU_STATUS shows the current voltage the system is in at any time.

Note:

- If more than one voltage scaling command is issued in EMU_CMD simultaneously, the lower voltage scaling level has higher priority. e.g. priority order: EM01VSCALE0 > EM01VSCALE2.
- The reset value of VSCALE for EM0 and EM1 operation is Voltage Scale Level 2.

When voltage scaling up or down, the user should follow the following sequences in order to ensure proper scaling.

- · Voltage Scale Down
 - 1. Decrease system clock frequency to the target frequency
 - 2. Update the wait states of Flash for the target frequency
 - 3. Issue voltage scaling command by setting EM01VSCALE2 or EM01VSCALE0 in EMU CMD
 - 4. Once Hardware completes voltage scaling up, VSCALEDONE interrupt is set.
- · Voltage Scale Up
 - 1. Issue voltage scaling command by setting EM01VSCALE2 or EM01VSCALE0 in EMU_CMD
 - Wait for hardware to complete voltage scaling. When done, VSCALEDONE interrupt is set.
 - 3. Update the wait states of Flash for the target frequency
 - 4. Increase system clock frequency to the target frequency

Multiple voltage scaling commands are allowed to be issued even when the current voltage scaling is not yet completed. In such a case, the current scaling will be aborted and the last command will be executed. VSCALEDONE interrupt will be issued for every voltage scaling command.

Note: When a hard reset occurs, VSCALE will be set to the reset value (Voltage Scale Level 2). In most cases, a soft reset will not affect the current VSCALE level. However, when a soft reset is issued in the middle of the voltage scaling process, the minimum voltage scale level indicated by VSCALE or the EMU_CMD which triggered the voltage scale operation will be applied and reflected in VSCALE.

10.3.9.2 EM2/EM3 Voltage Scaling

The EM23VSCALE bitfield in EMU_CTRL allows user to independently setup the voltage scaling value for EM2/EM3 energy mode. The EM23VSCALE in EMU_CTRL should be programmed to a level which is less than or equal to VSCALE in EMU_STATUS. This means that EM2/EM3 voltage scaling is always a voltage scaling down process. If EM23VSCALE level in EMU_CTRL is greater than VSCALE level in EMU_STATUS, the VSCALE level will be implemented in EM2/EM3 instead of EM23VSCALE. Upon EM2/EM3 entry, the system will scale down the voltage to a smaller level between VSCALE or EM23VSCALE.

Note: The reset value of EM23VSCALE is Voltage Scale Level 2. Therefore, if user scales EM0/EM1 voltage to Voltage Scale Level 0 (reflected in VSCALE in EMU_STATUS) and enters EM2/EM3, this VSCALE voltage of Voltage Scale Level 0 is maintained in EM2/EM3 as well since this is smaller level between VSCALE and EM23VSCALE.

10.3.9.2.1 EM2/EM3 Voltage Scaling Guidelines

Note that when using EM23VSCALE in EMU_CTRL to scale down EM2/EM3, the scaled down voltage in EM2/EM3 is maintained after waking from EM2/EM3 to EM0/EM1. For example, if VSCALE was at Voltage Scale Level 2 prior to EM2/EM3 entry, and EM23VSCALE was set to Voltage Scale Level 0, the system will scale down to Voltage Scale Level 0 on EM2/EM3 entry. When waking up to EM0/EM1, the system maintains its voltage at Voltage Scale Level 0. Therefore, user must ensure the system clock frequency and Flash wait states are programmed to correct values to support waking up to EM0/EM1 at the lower voltages prior to EM2/EM3 entry.

EM23VSCALEAUTOWSEN bitfield in EMU_CTRL enables hardware to automatically configure the system clock frequency and Flash wait states to support low voltage operation when waking up to EM0/EM1 from EM2/EM3. Therefore, this obviates the need for user to setup the clock frequency and Flash wait states prior to EM2/EM3 entry with EM23VSCALE. When waking up to EM0/EM1, while using EM23VSCALEAUTOWSEN set to 1, the HFRCO will default to its production calibrated 19 MHz frequency.

10.3.9.3 EM4H Voltage Scaling

EM4HVSCALE bitfield in EMU_CTRL allows user to independently setup the voltage scaling levels for EM4H energy mode. The EM4HVSCALE in EMU_CTRL should be programmed to a level which is smaller than or equal to VSCALE level in EMU_STATUS or EM23VSCALE in EMU_CTRL. This means that EM4H voltage scaling is always a voltage scaling down process. If EM4HVSCALE level in EMU_CTRL is greater than level of VSCALE in EMU_STATUS or level of EM23VSCALE in EMU_CTRL, the smaller of VSCALE, EM23VSCALE or EM4HVSCALE levels will be implemented in EM4H.

Note: The reset level of EM4HVSCALE is Voltage Scale Level 2. Therefore, if user scales EM0/EM1 voltage to Voltage Scale Level 0 (reflected in VSCALE in EMU_STATUS) and enters EM4H, this VSCALE voltage of Voltage Scale Level 0 is maintained in EM2/EM3 as well since this is minimum of VSCALE and EM23VSCALE.

10.3.9.3.1 EM4H Voltage Scaling Guidelines

Note that when using EM4HVSCALE in EMU_CTRL to scale down voltage in EM4H, the scaled down voltage in EM4H is maintained after waking from EM4H to EM0/EM1. For example prior to EM4H entry, if VSCALE was at Voltage Scale Level 2 and EM4HVSCALE was set to Voltage Scale Level 0, the system will scale down to Voltage Scale Level 0 on EM4H entry. When waking up to EM0/EM1, the system maintains its voltage at Voltage Scale Level 0.

10.3.9.4 Voltage Scaling Recommended Use

Refer to the data sheet for the maximum supported system frequencies for different Voltage Scaling Levels. Use of the lowest voltage scaling level is recommended for maximum power savings. For any voltage scaling level, it is recommend to use the highest frequency for performance benefits.

Voltage can then be scaled to higher voltage scale levels only when higher system clock frequency is required by the application for a period of time after which user can dynamically scale the voltage back to lower voltage scale levels to continue saving power.

10.3.10 EM2/EM3 Peripheral Retention Disable

Peripherals that are available in EM2 Deep Sleep or EM3 Stop can optionally be powered down during EM2 Deep Sleep or EM3 Stop. This allows lower energy consumption in these energy modes. However, when powering down, these peripherals are independently reset so the registers lose their configuration values. Therefore, they will have to be reconfigured upon wake-up to EM0 Active if they were previously configured to non reset values.

EMU_EM23PERNORETAINCTRL register can be used to setup unused peripherals for powering down prior to EM2/EM3 entry. Once setup, upon EM2/EM3 entry, all peripherals in the power-down domain will get powered down if all of them are setup to be disabled.

Note: User must ensure that the peripherals being powered down should have their clocks disabled in CMU prior to EM2/EM3 entry.

On waking up from EM2/EM3, EMU_EM23PERNORETAINSTATUS register indicates if the peripherals were powered down by the system and subsequently locked out from register access. Locking out peripherals prevents users from accidentally using peripherals with configurations at their reset state. EMU_EM23PERNORETAINCMD allows user to unlock these peripherals and hence grant access to their registers for updating their configurations.

10.3.11 Brown Out Detector (BOD)

10.3.11.1 AVDD BOD

The EFR32 has a fast response Brown Out Detector (BOD) on AVDD that is always active. This BOD ensures the minimal supply is provided to the AVDD supply (typically also connected to VREGVDD). Once triggered, the BOD will cause the system to reset.

Note: In EM4 Hibernate/Shutoff a low power version of the AVDD BOD, called EM4BOD, is available to trigger a reset at level lower than in other energy modes. All other BOD's are disabled during EM4 Hibernate/Shutoff

10.3.11.2 DVDD and DECOUPLE BOD

Additional BODs will monitor DVDD and DECOUPLE during EM0 Active through EM3 Stop. This can cause a reset to the internal logic, but will not cause a power-on reset or reset the EMU or RTCC.

10.3.12 Voltage Monitor (VMON)

The EFR32 features an extremely low energy Voltage Monitor (VMON) capable of running down to EM4 Hibernate. Trigger points are preloaded but may be reconfigured.

- AVDD X 2
- DVDD
- IOVDD0

Table 10.6. VMON Events

Feature	Condition	AVDD	DVDD	IOVDD
Hysteresis (separate rise and fall triggers)	_	Yes	_	_
Interrupt	Fall or Rise	Yes	Yes	Yes
Wake-Up from EM4 Hibernate	Fall or Rise	Yes	Yes	Yes

The status of the VMON is reflected in the EMU_STATUS register.

The status of the sticky interrupt can be found at EMU_IF. These interrupt flags also serve as the wake-up source of EM4H when the associated RISEWU and FALLWU bits are set. This means that if these flags are set, EM4H entry will result in an immediate wake-up. To prevent this, these must be cleared by software before EM4H entry.

Note that the VMON has offset high hysteresis, specified in the device Data Sheet. For rising edge detection the threshold will be the threshold setting (as described below) + V_{VMON HST}, and for falling edge detection the threshold will simply be the threshold setting.

VMON channels are calibrated at two voltages: 1.86 V and 2.98 V. The calibration results (coarse thresholds and fine thresholds for 1.86 V and 2.98 V) are placed in the VMONCAL registers in the DI page. Using these thresholds it is possible to calculate thresholds for the entire supported VMON VDD range, i.e., 1.62 V to 3.4 V. Using the values given in VMONCAL registers, one can calculate $T_{1.86}$, $T_{2.98}$, V_a and V_b .

$$\begin{split} T_{1.86} = & (10 \text{ x VMONCALX_XVDD1V86THRESCOARSE}) + \text{VMONCALX_XVDD1V86THRESFINE}, \\ T_{2.98} = & (10 \text{ x VMONCALX_XVDD2V98THRESCOARSE}) + \text{VMONCALX_XVDD2V98THRESFINE}, \\ V_a = & (1.12) / (T_{2.98} - T_{1.86}), \\ V_b = & 1.86 - (V_a \text{ x T}_{1.86}), \end{split}$$

Figure 10.6. VMON Calibration Equations

Now if it is required to find the coarse and fine thresholds for a certain voltage Y, following equation can be used:

Thres_Y =
$$(Y - V_b) / V_a$$
,
 Y_{calib} = $(Thres_Y \times V_a) + V_b$,

Figure 10.7. VMON Threshold Equations

Thres $_{Y}$ should be rounded to the nearest integer. The least significant digit of the rounded Thres $_{Y}$ gives the fine threshold and remaining digits give the coarse threshold for Y. These can now be programmed in the relevant EMU_VMONXVDDCTRL register as the coarse and fine thresholds. It may not be possible to set threshold exactly for Y. In that case the closest possible voltage is used. Y_{calib} gives the value of this closest possible voltage.

Consider the example where it is required to set the AVDD rise threshold to 2.2 V (so Y=2.2 V). This means that the EMU_VMO-NAVDDCTRL_RISETHRESCOARSE and EMU_VMONAVDDCTRL_RISETHRESFINE need to be programmed. Here are the steps that should be followed:

- Check VMONCAL0 register. It has the VMON AVDD channel calibrated thresholds for 1.86 V and 2.98 V. Lets assume that the following values are present in the associated bitfields:
 - AVDD1V86THRESCOARSE = 3
 - AVDD1V86THRESFINE = 5
 - AVDD2V98THRESCOARSE = 8
 - AVDD2V98THRESFINE = 7

- $T_{1.86} = 35$
- $T_{2.98} = 87$
- $V_a = 21.53 \text{ mV}$
- $V_b = 1.106 V$
- Using the VMON threshold equations (with Y=2.2 V), Thres_Y = 51 (rounded from 50.8) and Y_{calib} = 2.204 V

EMU_VMONAVDDCTRL_RISETHRESCOARSE should be programmed to 5 and EMU_VMONAVDDCTRL_RISETHRESFINE should be programmed to 1 (since Thres $_{\rm Y}$ = 51). With these programmed values, VMON AVDD rise threshold is set for Y_{calib} = 2.204 V, which is the closest programmable threshold.

10.3.13 Powering Off SRAM Blocks

SRAM blocks may be powered off using the EMU_RAMxCTRL RAMPOWERDOWN fields. Selected blocks are powered down in order from the highest to lowest address in each bank. The lowest SRAM block in RAM0 cannot be powered off and will always remain powered on for proper system functionality. The stack must be located in retained memory. Refer to the EMU_RAMxCTRL register descriptions for power configuration options and the associated address ranges.

10.3.14 Temperature Sensor

EMU provides low energy periodic temperature measurement. A temperature measurement is taken every 250 ms, with the 8-bit result stored in EMU->TEMP register.

Note: The EMU temperature sensor is always running (except in EM4 Shutoff) and is independent from the ADC temperature sensor.

The EMU provides the following features around temperature changes

- · Wake-Up from EM4 Hibernate on Temperature Change
- · Interrupt from High Level Trip
- · Interrupt from Low Level Trip

During production test, the EMU temperature sensor for each device is calibrated at room temperature, with the corresponding calibration temperature and reading stored off in the DI page as follows:

- DEVINFO->CAL.TEMP: This bitfield contains the temperature in degrees C at calibration
- DEVINFO->EMUTEMP: This register contains the EMU->TEMP reading at the calibration temperature stored in DEVINFO->CAL.TEMP

The current calibrated EMU temperature sensor result from EMU->TEMP may be converted to degrees C using the following equation:

Figure 10.8. Temperature Calculation

TEMPCO_{EMxx} is a temperature coefficient that varies based on the energy mode at the time of the EMU temperature sensor reading:

- TEMPCO_{FM01} = 0.278 + (DEVINFO->EMUTEMP) / 100
- TEMPCO_{EM234} = 0.268 + (DEVINFO->EMUTEMP) / 100

For maximum accuracy when using the high/low level temperature interrupts, firmware should ensure that TEMPCO_{EM234} is used to set the temperature thresholds in EMU->TEMPLIMITS before entering EM2/3/4. Similarly, when exiting EM2/3/4, the temperature thresholds should be updated using TEMPCO_{EM01}.

Note that an increasing reading in EMU->TEMP corresponds to a decreasing temperature, and vice-versa. If enabled, the TEMPHIGH High Level Limit in EMU-> TEMPLIMITS causes an interrupt flag on a increasing EMU->TEMP reading (i.e., decreasing temperature). Similarly, the TEMPLOW Low Level Limit causes a interrupt flag on a decreasing EMU->TEMP reading (i.e., increasing temperature).

The EMU temperature sensor accuracy is approximately ±10°C over most of the useable temperature range, but may be +15°C at higher temperatures. Accordingly, any use of the EMU temperature sensor should include margin to account for that accuracy.

10.3.15 Registers latched in EM4

The following registers will be latched when entering EM4. After wake-up from EM4, these registers will be reset and require reprogramming prior to writing the EMU_CMD_EM4UNLATCH command.

- CMU LFRCOCTRL
- CMU_LFXOCTRL
- CMU_LFECLKSEL
- CMU_LFECLKEN0
- CMU_LFEPRESC0

10.3.16 Register Resets

Each EMU register requires retaining state in various energy modes and power transitions and will consequently need to be reset with a different condition. The following reset conditions will apply to the appropriate set of registers as marked in the Register Description table.

- · Reset with POR or Hard Pin Reset
- · Reset with POR, Hard Pin Reset, or any BOD reset
- Reset with SYSEXTENDEDRESETn
- · Reset with FULLRESETn (default)

If a register field is not marked with a specific reset condition then it is assumed to be reset with FULLRESETn.

10.4 Register Map

The offset register address is relative to the registers base address.

Offset	Name	Туре	Description
0x000	EMU_CTRL	RW	Control Register
0x004	EMU_STATUS	R	Status Register
0x008	EMU_LOCK	RWH	Configuration Lock Register
0x00C	EMU_RAM0CTRL	RW	Memory Control Register
0x010	EMU_CMD	W1	Command Register
0x018	EMU_EM4CTRL	RW	EM4 Control Register
0x01C	EMU_TEMPLIMITS	RW	Temperature Limits for Interrupt Generation
0x020	EMU_TEMP	R	Value of Last Temperature Measurement
0x024	EMU_IF	R	Interrupt Flag Register
0x028	EMU_IFS	W1	Interrupt Flag Set Register
0x02C	EMU_IFC	(R)W1	Interrupt Flag Clear Register
0x030	EMU_IEN	RW	Interrupt Enable Register
0x034	EMU_PWRLOCK	RW	Regulator and Supply Lock Register
0x03C	EMU_PWRCTRL	RW	Power Control Register
0x040	EMU_DCDCCTRL	RW	DCDC Control
0x04C	EMU_DCDCMISCCTRL	RW	DCDC Miscellaneous Control Register
0x050	EMU_DCDCZDETCTRL	RW	DCDC Power Train NFET Zero Current Detector Control Register
0x054	EMU_DCDCCLIMCTRL	RW	DCDC Power Train PFET Current Limiter Control Register
0x058	EMU_DCDCLNCOMPCTRL	RW	DCDC Low Noise Compensator Control Register
0x05C	EMU_DCDCLNVCTRL	RWH	DCDC Low Noise Voltage Register
0x064	EMU_DCDCLPVCTRL	RW	DCDC Low Power Voltage Register
0x06C	EMU_DCDCLPCTRL	RW	DCDC Low Power Control Register
0x070	EMU_DCDCLNFREQCTRL	RW	DCDC Low Noise Controller Frequency Control
0x078	EMU_DCDCSYNC	R	DCDC Read Status Register
0x090	EMU_VMONAVDDCTRL	RW	VMON AVDD Channel Control
0x094	EMU_VMONALTAVDDCTRL	RW	Alternate VMON AVDD Channel Control
0x098	EMU_VMONDVDDCTRL	RW	VMON DVDD Channel Control
0x09C	EMU_VMONIO0CTRL	RW	VMON IOVDD0 Channel Control
0x0B4	EMU_RAM1CTRL	RW	Memory Control Register
0x0B8	EMU_RAM2CTRL	RW	Memory Control Register
0x0EC	EMU_DCDCLPEM01CFG	RW	Configuration Bits for Low Power Mode to Be Applied During EM01, This Field is Only Relevant If LP Mode is Used in EM01
0x100	EMU_EM23PERNORETAINCMD	W1	Clears Corresponding Bits in EM23PERNORETAINSTATUS Unlocking Access to Peripheral
0x104	EMU_EM23PERNORETAINSTA- TUS	R	Status Indicating If Peripherals Were Powered Down in EM23, Subsequently Locking Access to It

Offset	Name	Туре	Description
0x108	EMU EM23PERNORETAINCTRL	RW	When Set Corresponding Peripherals May Get Powered Down in EM23

10.5 Register Description

10.5.1 EMU_CTRL - Control Register

Offset							Bit	Po	sitior	1													
0x000	33 33 33 33 33 33 33 33 33 33 33 33 33	25 25 25 25 25	3 2	21	20	6 8	17	16	5 5	4 (5 5	1 =	9	6	ω	_	9	2	4	က	2	_	-
Reset							OXO	2							 0x0				0	0	0	0	
Access							NA NA	_							 } }				Z.	₩ M	₩ M	¥ N	
								-							<u>r</u>					ir.	ir.	I'E	
																			EM23VSCALEAUTOWSEN				
																			UTO.				
Name							<u>ч</u>	į							Ļ				YLEA		<u>S</u>	~	
							FM4HVSCALF								EM23VSCAL				VSC/		EM2BODDIS	LOCK	
							A								M23				M23	EM01LD	M2B	EM2BL(
							ц	ı							Ш				Ш	Ш	Ш	Ш	
Bit	Name	Reset		Ac	cess	s Des	cript	ion															
31:18	Reserved	To ensur tions	e con	npati	bility	/ with fu	ıture	devi	ices, a	alwa	ays v	vrite	bits t	to 0.	Мо	re in	forr	natio	on in	1.2	? Co	nvei	7-
17:16	EM4HVSCALE	0x0		RW	V	EM	4H Vo	olta	ge Sc	ale													
	Set EM4H voltage. E than that of VSCALE		H wil	l trigg	ger \	voltage	scali	ng t	o this	volt	tage	if vol	tage	sca	ale le	evel	in E	M4H	HVS	CAI	_E is	les	s
	Value	Mode				Des	cripti	on															_
	0	VSCALE	2			Volt	age S	Scal	e Lev	el 2													
	2	VSCALE	0			Volt	age S	Scal	e Lev	el 0													
	3	RESV				RES	SV																_
15:10	Reserved	To ensur	e con	npati	bility	with fu	ıture	devi	ices, a	alwa	ays v	vrite	bits t	to 0.	Мо	re in	forr	natio	on in	1.2	? Co.	nvei	7-
9:8	EM23VSCALE	0x0		RW	V	EM	23 Vc	oltaç	ge Sc	ale													
	Set EM23 voltage. E than that of VSCALE		/3 wil	l trigg	ger v	/oltage	scalii	ng to	o this	volt	age	if vol	tage	SC	ale le	evel	in E	M23	8VS(CAL	E is	less	ser
	Value	Mode				Des	cripti	on															_
	0	VSCALE	2			Volt	age S	Scal	e Lev	el 2													_
	2	VSCALE	0			Volt	age S	Scal	e Lev	el 0													
	3	RESV				RES	SV																
7:5	Reserved	To ensur	e con	npati	bility	v with fu	ıture	devi	ices, a	alwa	ays v	vrite	bits t	to 0.	Мо	re in	forr	natio	on in	1.2	? Co.	nvei	7-
4	EM23VSCALEAU- TOWSEN	0		RW	V				lly Co				sh a	and	Fre	que	ncy	to V	Vak	eup	Fro	m	
	With voltage scaling wait states and CMU prior to EM2/3 entry.																						

Bit	Name	Reset	Access	Description
3	EM01LD	0	RW	Reserved for internal use. Do not change.
	Reserved for intern	al use. Do not c	hange.	
2	EM2BODDIS	0	RW	Disable BOD in EM2
	This bit is used to d	isable BODs to	minimize cur	rent in EM2. Reset with POR or Hard Pin Reset
1	EM2BLOCK	0	RW	Energy Mode 2 Block
	This bit is used to p	revent the MCL	J from enterin	g Energy Mode 2 or 3.
0	Reserved	To ensure o	compatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-

10.5.2 EMU_STATUS - Status Register

			- 9.																									
Offset										Bit	t Po	siti	on															
0x004	30 29 28 27	56	25	24 23	22	7	20	19	8	17	16	15	4	13	12	7	10	2 0	ກ	∞	^	ဖ	2	4	ო	7	-	0
Reset		0	0				0		0	2	OXO									0				0	0	0	0	0
Access		2	22				2		œ	α	۲									<u>~</u>				2	œ	2	2	2
Name		TEMPACTIVE	RACACTIVE				EM4IORET		VSCALEBUSY	H INCOM	VSCALE									VMONFVDD				VMONIO0	VMONDVDD	VMONALTAVDD	VMONAVDD	VMONRDY
Bit	Name		Re	set		Acc	ess	s I	Des	crip	tion																	
31:27	Reserved		To tio	ensure ns	comp	atib	ility	v wit	h fu	ture	dev	rices	s, alv	way	/S W	rite	bits	to	0. I	Мог	re in	fori	nati	on ir	1.2	Co.	nvei	7-
26	TEMPACTIVE		0			R		-	Tem	pera	atur	e M	eas	ure	me	nt A	cti	ve										
	This signal is set d	urin	g El	MU Ten	nperat	ture	me	asu	rem	ent																		
25	RACACTIVE		0			R		ı	Rad	io C	ont	roll	er A	ctiv	ve													
	This bit indicates the	he s	tatu	s of the	RAC	stat	te n	nach	nine	. Sys	sten	n ca	n nc	ot e	nter	EM	2 o	r lo	wei	f if	set.							
	Value							[Des	cripti	ion																	_
	0							F	RAC) is i	n Ol	FF s	state	;														
	1				RAC is not in OFF state								_															
24:21	Reserved		To tion		nsure compatibility with future devices, always write bits to 0. More information in 1.2 Conven-							7-																
20	EM4IORET		0			R		ı	IO R	Reter	ntio	n S	tatu	s														
	The status of IO re EM4UNLATCH in																DE i	in E	EMU	J_E	EM4	CT	RL.	Clea	ired	by s	ettir	ng
	Value		Мо	ode				I	Des	cripti	ion																	_
	0		DIS	SABLE)			ı	IO re	etent	tion	is d	isab	led	l.													_
	1		EN	IABLEC)			I	IO re	etent	tion	is e	nble	ed.														
19	Reserved		To tion		SLED IO retention is enbled. sure compatibility with future devices, always write bits to 0. More information in 1.2 Conven-							7-																
18	VSCALEBUSY		0			R		;	Sys	tem	is E	Bus	y Sc	aliı	ng \	/olta	age											
	Indicates that the ster while this is set																		ΞM	01∖	/SC	ALE	∃2 ir	i EM	IU_C	CME	reg	jis-
17:16	VSCALE		0x0	0		R		(Cur	rent	Vol	tag	e Sc	ale	• Va	lue												
	This shows the curexit	rren	t sys	stem vo	Itage	valu	ie. ⁻	This	get	s up	date	ed a	fter	VS	CAL	.ED	ON	E ir	nter	rup	t or	on	EM	23 e	xit o	r EN	/4Н	
	Value		Мо	ode				[Des	cripti	ion																	
	0		VS	CALE2				\	Volta	age S	Sca	le L	evel	2														_
	2		VS	CALE0				,	Volta	age \$	Sca	le L	evel	0														

Bit	Name	Reset	Access	Description
	3	RESV		RESV
15:9	Reserved	To ensure com	patibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
8	VMONFVDD	0	R	VMON VDDFLASH Channel
	Indicates the status	of the VDDFLASH	l channel	of the VMON.
7:5	Reserved	To ensure com tions	patibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
4	VMONIO0	0	R	VMON IOVDD0 Channel
	Indicates the status	of the IOVDD0 ch	annel of th	ne VMON.
3	VMONDVDD	0	R	VMON DVDD Channel
	Indicates the status	of the DVDD chan	nel of the	VMON.
2	VMONALTAVDD	0	R	Alternate VMON AVDD Channel
	Indicates the status	of the Alternate A	/DD chan	nel of the VMON.
1	VMONAVDD	0	R	VMON AVDD Channel
	Indicates the status	of the AVDD chan	nel of the	VMON.
)	VMONRDY	0	R	VMON Ready
	VMON status. Wher	•		all the enabled channels are ready. When low, it indicates that one or more

10.5.3 EMU_LOCK - Configuration Lock Register

Offset															Bi	t Po	siti	on														
0x008	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	ω	7	9	2	4	က	2	_	0
Reset		1	1		1		1		1			1							ı		•				nannan				•	1	1	
Access																								- 1/4/0								
Name																								\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	L C C S S L							

Bit	Name	Reset Access Description
31:16	Reserved	To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions
15:0	LOCKKEY	0x0000 RWH Configuration Lock Key

Write any other value than the unlock code to lock all EMU registers, except the interrupt registers and regulator control registers, from editing. Write the unlock code to unlock. When reading the register, bit 0 is set when the lock is enabled.

Mode	Value	Description
Read Operation		
UNLOCKED	0	EMU registers are unlocked
LOCKED	1	EMU registers are locked
Write Operation		
LOCK	0	Lock EMU registers
UNLOCK	0xADE8	Unlock EMU registers

10.5.4 EMU_RAM0CTRL - Memory Control Register

Offset															Bi	t Po	ositi	on														
0x00C	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	2	4	က	2	_	0
Reset					'	•								•			•	•								•	'					
Access																																
Name																																

Bit	Name	Reset Access Description
31:0	Reserved	To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions

10.5.5 EMU_CMD - Command Register

Offset															Bi	t Po	siti	on														
0x010	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	∞	7	9	5	4	က	2	_	0
Reset							•				•			•	•		•								•	0		0				0
Access																										W1		M1				M
Name																										EM01VSCALE2		EM01VSCALE0				EM4UNLATCH

				ш
Bit	Name	Reset	Access	Description
31:7	Reserved	To ensure co	mpatibility (with future devices, always write bits to 0. More information in 1.2 Conven-
6	EM01VSCALE2	0	W1	EM01 Voltage Scale Command to Scale to Voltage Scale Level 2
	Start EM01 voltage s 2 followed by an VS0			vel 2. Write to this register will trigger voltage scaling to Voltage Scale Level
5	Reserved	To ensure co	mpatibility (with future devices, always write bits to 0. More information in 1.2 Conven-
4	EM01VSCALE0	0	W1	EM01 Voltage Scale Command to Scale to Voltage Scale Level 0
	Start EM01 voltage s 0 followed by an VS0			vel 0. Write to this register will trigger voltage scaling to Voltage Scale Level
3:1	Reserved	To ensure co	mpatibility (with future devices, always write bits to 0. More information in 1.2 Conven-
0	EM4UNLATCH	0	W1	EM4 Unlatch
	wakeup, these regist tion from EM4 to EM	ers will be reset 0, the unlatch c	and can ha ommand sl	latched in order to maintain constant functionality throughout EM4. Upon ave contradictory values to the latched values. To ensure a seamless transihould be given after properly reconfiguring these latched registers. The uncondition but is only needed after EM4 wakeup.

10.5.6 EMU_EM4CTRL - EM4 Control Register

				Bit Po	osition												
0x018	33 33 34 25 28 29 29 29 29 29 29 29 29 29 29 29 29 29	23 24 22 23 23 23 23 23 23 23 23 23 23 23 23	20 20	9 7 7 9	5 4	13 43	7	9	6	8	7	9	τ ₂ 4	က	7	-	0
Reset				0x0				1					0x0	0	0	0	0
Access				W1									S.	\$	§ S	RW	¥ N
															_		_
Name				EM4ENTRY									EM4IORETMODE	RETAINULFRCO	RETAINLFXO	RETAINLFRCO	EM4STATE
Bit	Name	Reset	Access	Description	1												
31:18	Reserved	To ensure cor tions	mpatibility v	with future de	vices, al	ways w	rite b	its t	o 0.	Mor	e int	form	ation i	n 1.2	? Coi	nven)-
17:16	EM4ENTRY	0x0	W1	Energy Mo	de 4 En	try											
	This register is used t Energy Mode 4.	o enter the Ene	rgy Mode 4	l sequence. V	Vriting th	ne sequ	ence	2,3	,2,3	,2,3,	2,3,2	2 wil	ll enter	the	part	into	
15:6	Reserved	To ensure cor tions	mpatibility v	vith future de	vices, al	ways w	rite b	its t	o 0.	Mor	e int	form	ation i	n 1.2	? Coi	nven)-
5:4	EM4IORETMODE	0x0	RW	EM4 IO Ref	tention	Disable)										
	Determine when IO re	etention will be a	applied and	I removed.													
	Value	Mode		Description													_
				Description													_
	0	DISABLE		No Retention	n: Pads	enter r	eset	stat	e wh	nen e	ente	ring	EM4				_
	0	DISABLE EM4EXIT												ng El	M 4		_
			ł	No Retention	nrough E	EM4: Pa EM4 and	ıds e	nter	res	et st	ate v	whe	n exitir			gis-	_
3	1	EM4EXIT	ł RW	No Retention the Retention the	nrough E nrough E ve retent	EM4: Pa EM4 and tion	ids e d Wa	nter	res	et st	ate v	whe	n exitir			gis-	
3	2	EM4EXIT SWUNLATCH 0 upon EM4S entr	RW	No Retention the Retention the ter to remove ULFRCO R	nrough E nrough E ve retent etain D	EM4: Pa EM4 and tion uring E	ids e d Wa M4S	keu	reso	et sta	ate v	whe	n exitir s UNL	ATC	H re		
3	1 2 RETAINULFRCO Retain the ULFRCO u	EM4EXIT SWUNLATCH 0 upon EM4S entr	RW	No Retention the Retention the ter to remove ULFRCO R	nrough E nrough E re retent etain D running	EM4: Pa	d Wa M4S	keu	reso	et sta	ate v	whe	n exitir s UNL	ATC	H re		 1.
	1 2 RETAINULFRCO Retain the ULFRCO ULFRCO will always I	EM4EXIT SWUNLATCH 0 upon EM4S entrope retained if EN	RW y. If set to 1 M4STATE is	No Retention the Retention the ter to remove ULFRCO R. 1, an already in EM4H.	nrough E reretent etain D running	EM4: Pa EM4 and tion uring E ULFRC	M4S	keu keu	reso	et sta	ate v	wher	n exitir	ATC	H re	EM4	- - 1.
	1 2 RETAINULFRCO Retain the ULFRCO ULFRCO will always I	EM4EXIT SWUNLATCH 0 upon EM4S entrope retained if EN	RW y. If set to 1 M4STATE is	No Retention the Retention the ter to remove ULFRCO R. 1, an already in EM4H.	nrough E retent etain D running in Durir	EM4: Pa EM4 and tion uring E ULFRC ng EM4	M4S O w	keu keu	reso	et sta	ate v	wher	n exitir	ATC	H re	EM4	- - - 1.
2	1 2 RETAINULFRCO Retain the ULFRCO LULFRCO will always I RETAINLFXO Retain the LFXO upon	EM4EXIT SWUNLATCH 0 upon EM4S entrope retained if EM 0 n EM4(SH/H) en	RW y. If set to a M4STATE is RW htry. If set to	No Retention the Retention the Retention the territory of the Retention the territory of the territory of the Retention the territory of the Retention the R	nrough E re retent etain D running in Durir ly runnir tain Dur	EM4: Pa EM4 and tion uring E ULFRO ng EM4 ng LFXO	M4S O will	keu keu ill be	p: so	et state of twa	ate v	when write	n exitir s UNL unning	state	H req	EM ²	
2	RETAINULFRCO Retain the ULFRCO LULFRCO will always I RETAINLFXO Retain the LFXO upon	EM4EXIT SWUNLATCH 0 upon EM4S entrope retained if EM 0 n EM4(SH/H) en	RW y. If set to a M4STATE is RW htry. If set to	No Retention the Retention the Retention the territory of the Retention the territory of the territory of the Retention the territory of the Retention the R	nrough E re retent etain D running in Durir ly runnir tain Durir	EM4: Pa EM4 and tion uring E ULFRO ng EM4 ng LFXO ring EM	M4S O will	keu keu ill be	p: so	et state of twa	ate v	when write	n exitir s UNL unning	state	H req	EM ²	
2	RETAINULFRCO Retain the ULFRCO ulfraco will always lead the LFXO upon RETAINLFRCO Retain the LFXO upon RETAINLFRCO Retain the LFRCO upon RETAINLFRCO	EM4EXIT SWUNLATCH 0 upon EM4S entrope retained if EN 0 n EM4(SH/H) en 0 on EM4(S/H) en 0 will enter Hiber	RW Ty. If set to a M4STATE is RW Intry. If set to RW	No Retention the Retention the Retention the territories of the Retention 1, an alreade of 1,	etain D running in Durir dy runnir de 4 Sta n enterin	EM4: Pa EM4 and tion uring E ULFRO ng EM4 ng LFXO ate ng EM4	M4S O will A CO w	nter keu iill be be be	resorce retained retained the reference retained the reference ref	et standard aine de recent	ate vare was din in its	when write its rule its rule its rule	n exitir s UNL unning nning s	state on ii	e in in E	EM4.	4. d
2	RETAINULFRCO Retain the ULFRCO uULFRCO will always I RETAINLFXO Retain the LFXO upon RETAINLFRCO Retain the LFRCO upon EM4STATE When set, the system mode allowing for RT	EM4EXIT SWUNLATCH 0 upon EM4S entrope retained if EN 0 n EM4(SH/H) en 0 on EM4(S/H) en 0 will enter Hiber	RW Ty. If set to a M4STATE is RW Intry. If set to RW	No Retention the Retention the Retention the territories of the Retention 1, an alreade of 1,	etain During In Entering In Ente	EM4: Pa EM4 and tion uring E ULFRO ng EM4 ng LFXO ate ng EM4	M4S O will A CO w	nter keu iill be be be	resorce retained retained the reference retained the reference ref	et standard aine de recent	ate vare was din in its	when write its rule its rule its rule	n exitir s UNL unning nning s	state on ii	e in in E	EM4.	4. d
2	RETAINULFRCO Retain the ULFRCO ULFRCO will always I RETAINLFXO Retain the LFXO upon RETAINLFRCO Retain the LFRCO upon EM4STATE When set, the system mode allowing for RTC Shutoff state (EM4S).	EM4EXIT SWUNLATCH 0 upon EM4S entrope retained if EM 0 n EM4(SH/H) en 0 on EM4(S/H) en 0 will enter Hiber CC. Otherwise, Only reset with	RW Ty. If set to a M4STATE is RW Intry. If set to RW	No Retention the Retention of the Retention 1, an alreaded LFRCO Retention 1, an alreaded Energy Moreous (EM4H) when the Retention Reset the Retention Reset the Retention	etain D running in Durir tain Dui de 4 Sta n enterin	EM4: Pa EM4 and tion uring E ULFRO ng EM4 ng LFXO ring EM ng LFRO ate ng EM4 ator wil	M4S O will A CO w	nter keu iill be be be	resorce retained retained the reference retained the reference ref	et standard aine de recent	ate vare was din in its	when write its rule its rule its rule	n exitir s UNL unning nning s	state on ii	e in in E	EM4.	4. d

10.5.7 EMU_TEMPLIMITS - Temperature Limits for Interrupt Generation

Offset															Bi	t Po	siti	on														
0x01C	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	ω	7	9	2	4	က	2	_	0
Reset																0		•			L X						•	2	200			
Access																₹				2	2							2	2			
Name																EM4WUEN												AC IDNOT				

Bit	Name	Reset	Access	Description
31:17	Reserved	To ensure contions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
16	EM4WUEN	0	RW	Enable EM4 Wakeup Due to Low/high Temperature
	Enable EM4 wakeup	from low or high	temperatu	ure from EM4H
15:8	TEMPHIGH	0xFF	RW	Temperature High Limit
		during a temper		riodic temperature measurement is equal to or higher than this value. If the surement (TEMPACTIVE=1), the limit update will be delayed until the end of
7:0	TEMPLOW	0x00	RW	Temperature Low Limit

The TEMPLOW interrupt flag is set when a periodic temperature measurement is equal to or lower than this value. If the low limit is changed during a temperature measurement (TEMPACTIVE=1), the limit update will be delayed until the end of the temperature measurement.

10.5.8 EMU_TEMP - Value of Last Temperature Measurement

Offset															Bi	t Pc	siti	on														
0x020	31	30	29	28	27	26	25	24	23	22	21	20	19	8	17	16	15	4	13	12	7	10	6	8	7	9	5	4	က	2	_	0
Reset																												XX^(X			
Access																												Ω	۷			
Name																												TEMP	L 2 1			

Bit	Name	Reset	Access	Description
31:8	Reserved	To ensure c	ompatibility	with future devices, always write bits to 0. More information in 1.2 Conven-
7:0	TEMP	0xXX	R	Temperature Measurement

Value of last periodic temperature measurement. Value is asynchronously updated. Value is stable for 250 ms after a temperature-based interrupt (TEMPHIGH, TEMPLOW, or TEMP) and can be read with a single read operation. If register is read not in response to a temperature-based interrupt, multiple readings should be taken until two consecutive values are the same.

10.5.9 EMU_IF - Interrupt Flag Register

Offset															Bi	t Po	siti	on														
0x024	31	30	53	28	27	26	25	24	23	22	21	20	19	8	17	16	15	4	13	12	7	9	6	∞	7	9	2	4	က	2	1	0
Reset	0	0	0				0	0				0	0	0	0	0	0	0							0	0	0	0	0	0	0	0
Access	2	22	22				22	22				2	22	22	~	<u>~</u>	22	22							22	22	22	22	22	22	Я	2
Name	TEMPHIGH	TEMPLOW	TEMP				VSCALEDONE	EM23WAKEUP				DCDCINBYPASS	DCDCLNRUNNING	DCDCLPRUNNING	NFETOVERCURRENTLIMIT	PFETOVERCURRENTLIMIT	VMONFVDDRISE	VMONFVDDFALL							VMONIOORISE	VMONIO0FALL	VMONDVDDRISE	VMONDVDDFALL	VMONALTAVDDRISE	VMONALTAVDDFALL	VMONAVDDRISE	VMONAVDDFALL
Bit	Na	me					Re	set			Ac	ces	s I	Des	crip	tion																
31	TE	MPI	HIGH	Н			0				R		-	Tem	pera	atur	e Hi	igh	Lin	nit R	eac	hed										
					/alue	e of	а ре	eriod	ic te	mp		ıre ı									l tha		EMF	PHIC	SH ir	ı EN	/IU_	TEN	/IPLI	MIT	S	
30			_OW			_	0				R				-						each										_	
	Set when the value of a periodic temperature measurement is lower of TEMP 0 R New Temperature I														H in	EM	U_T	EM	PLIN	MITS												
29			en s	ne	w pe	erioc		≥mn	erati	ııre		ıçı ira				-		ıre ı	viea	asur	eme	ent v	valie	ג								
28:26	-	serv			p.			ens										s, alv	way	/S WI	rite k	oits t	o 0.	Мо	re in	forn	natio	on in	1.2	Cor	nven)-
25	VS	CAL	ED	ONE	=		0				R		,	Volt	age	Sca	ale S	Step	s D	One	IRC)										
	clo	ck fr	equ	enc	y aft	ter tl	nis i	nter	rupt.	Fo	rvol	tage	do	wng	rade	e, th	is wi	ill in	dica	ate t	ge u hat h ot lo	ard	war	e ha	s fin	ishe	ed a	ll the				
24	ΕN	123V	VAK	EUI	Р		0				R		1	Wak	eup	IRO	Q Fr	om	EM	12 aı	nd E	М3										
					en th												nis ir	nterr	upt	t car	be	use	d to	run	initia	aliza	tion	cod	le ne	eed [•]	to	
23:21	Re	serv	red				To tion		ure (com	pati	bility	v wit	h fu	ture	dev	rices	s, alv	vay	/S WI	rite b	its t	o 0.	Мо	re in	forn	natio	on in	1.2	Coi	iver)-
20	DC	DCI	INB	ΥPΑ	SS		0				R		ı	DCE)C is	s in	Вур	ass	•													
					pass																											
19					NIN		0	000			R						Rui															
18					onc NIN		е Di	CDC	reg	jula	or n	as s					Rui															
10					onc			CDC) rec	ıulat		as s							_													
17	NF	ETC	DVEI	RCl			0			,	R						ent L			it												
	Re	serv	ed f	or ir	nterr	nal u	ıse.																									

Bit	Name	Reset	Access	Description
16	PFETOVERCUR- RENTLIMIT	0	R	PFET Current Limit Hit
	Reserved for internal	use.		
15	VMONFVDDRISE	0	R	VMON VDDFLASH Channel Rise
	A rising edge on VM0	ON VDDFLASH	channel ha	s been detected.
14	VMONFVDDFALL	0	R	VMON VDDFLASH Channel Fall
	A falling edge on VM	ON VDDFLASH	channel ha	as been detected.
13:8	Reserved	To ensure cor tions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
7	VMONIO0RISE	0	R	VMON IOVDD0 Channel Rise
	A rising edge on VM0	ON IOVDD0 cha	nnel has b	een detected.
6	VMONIO0FALL	0	R	VMON IOVDD0 Channel Fall
	A falling edge on VM	ON IOVDD0 cha	annel has b	een detected.
5	VMONDVDDRISE	0	R	VMON DVDD Channel Rise
	A rising edge on VM0	ON DVDD chanr	nel has bee	n detected.
4	VMONDVDDFALL	0	R	VMON DVDD Channel Fall
	A falling edge on VM	ON DVDD chan	nel has be	en detected.
3	VMONALTAVDDRISE	≣ 0	R	Alternate VMON AVDD Channel Rise
	A rising edge on Alter	rnate VMON AV	DD channe	el has been detected.
2	VMONALTAVDDFALI	_ 0	R	Alternate VMON AVDD Channel Fall
	A falling edge on Alte	rnate VMON AV	DD chann	el has been detected.
1	VMONAVDDRISE	0	R	VMON AVDD Channel Rise
	A rising edge on VM0	ON AVDD chann	el has bee	n detected.
0	VMONAVDDFALL	0	R	VMON AVDD Channel Fall
	A falling edge on VM	ON AVDD chani	nel has bee	en detected.

10.5.10 EMU_IFS - Interrupt Flag Set Register

Offset															Bi	t Po	siti	on														
0x028	31	30	59	28	27	56	25	24	23	22	21	20	19	18	17	16	15	4	13	12	1-	10				1		_		0.1		
Reset				2					2	0	2								_				σ	0 ∞		9	2	4	η (C)	2	_	0
Access	W1 0	W1 0	W1 0				0	W1 0				W1 0	0	W1 0	W1 0	0	W1 0	W1 0							W1 0	0	W1 0	W1 0	W1 0	W1 0	W1 0	W1 0
	>	>	>				\ \ \	>				<u> </u>	×	>		T W1	>	>							\$	× ×	<	<	<	>	5	<u> </u>
Name	TEMPHIGH	TEMPLOW	TEMP				VSCALEDONE	EM23WAKEUP				DCDCINBYPASS	DCDCLNRUNNING	DCDCLPRUNNING	NFETOVERCURRENTLIMIT	PFETOVERCURRENTLIMIT	VMONFVDDRISE	VMONFVDDFALL							VMONIOORISE	VMONIO0FALL	VMONDVDDRISE	VMONDVDDFALL	VMONALTAVDDRISE	VMONALTAVDDFALL	VMONAVDDRISE	VMONAVDDFALL
Bit	Na	me					Re	set			Ac	ces	s l	Des	crip	tion																
31	TE	MPH	HIGH	Н			0				W1		;	Set	TEN	IРН	IGH	Inte	erru	ıpt l	Flag											
	Wr	ite 1	to s	set	the	TEN	1PHI	GH	inte	rupt	flaç]																				
30	TE	MPL	_OW	/			0				W1		;	Set	TEN	1PL	ow	Inte	erru	pt F	lag											
	Write 1 to set the TEMPLOW interrupt flag TEMP 0 W1 Set TEMP Interrupt Flag																															
29	TE						0				W1		;	Set	TEN	IP li	nter	rup	t Fla	ag												
00.00				set	the	TEN					4:	ı. :1:4.		u. e	4	-1		- 1				- :4 -	4- /			. .	4:		4.0	0-		
28:26	Re	serv	'ea				tio		ure	comp	oatii	OIIITY	/ WIT	n tu	ture	aev	rices	i, an	way:	S W	rite i	OITS	το υ). IVIC	ore ir	ntorn	natio	on in	17.2	Col	nver	1-
25	VS	CAL	.ED	ON	ΙE		0				W1		;	Set '	vsc	AL	EDC	NE	Inte	errı	ıpt F	Flag	l									
	Wr	ite 1	to s	set	the	VSC	ALE	DO	NE i	nterr	upt	flag	l																			
24			VAK				0				W1			Set	EM2	23W	AKE	EUP	Inte	errı	ıpt l	Flag	I									
				set	the	EM2				nterr																						
23:21	Re	serv	red				tio		ure	comp	oatıl	bility	/ WIt	h tu	ture	dev	rices	i, alı	way:	S W	rite l	oits	to (). M	re ir	ntorn	natio	on in	1.2	Col	nver)-
20	DC	DCI	NΒ	ΥP	ASS	1	0				W1		;	Set	DCE	CIN	NBY	PAS	SS I	nte	rrup	t FI	ag									
	Wr	te 1	to s	set	the	DCI	CIN	BYF	PAS	S inte	erru	pt fl	ag																			
19			LNR				0				W1				DCE	CL	NRU	JNN	IING	in 6	terr	upt	Fla	g								
								NRU	NNI	NG i																						
18			_PR				0				W1				DCE	CL	PRU	JNN	IING	in'	terrı	ıpt	Fla	g								
								PRU	NNI	NG i							·															
17			JMI		·UΚ·	-	0				W1		;	set	NFE	10	VER	CU	KKE	=N1	LIM	111	nte	rrup	t Fla	ıg						
	Wr	ite 1	to s	set	the	NFE	ΤΟ\	/ER	CUF	REN	NTL	IMI	Γint	erru	pt fla	ag																
16			JMI ⁻		UR-	-	0				W1		;	Set	PFE	TO	VER	CUI	RRE	ENT	LIM	IT I	nte	rrup	t Fla	ıg						
	Write 1 to set the PFETOVERCURRENTLIMIT interrupt flag																															

Bit	Name	Reset	Access	Description
15	VMONFVDDRISE	0	W1	Set VMONFVDDRISE Interrupt Flag
	Write 1 to set the VM	ONFVDDRISE i	nterrupt fla	9
14	VMONFVDDFALL	0	W1	Set VMONFVDDFALL Interrupt Flag
	Write 1 to set the VM	ONFVDDFALL i	nterrupt fla	9
13:8	Reserved	To ensure cor tions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
7	VMONIO0RISE	0	W1	Set VMONIO0RISE Interrupt Flag
	Write 1 to set the VM	ONIO0RISE inte	errupt flag	
6	VMONIO0FALL	0	W1	Set VMONIO0FALL Interrupt Flag
	Write 1 to set the VM	ONIO0FALL inte	errupt flag	
5	VMONDVDDRISE	0	W1	Set VMONDVDDRISE Interrupt Flag
	Write 1 to set the VM	ONDVDDRISE i	nterrupt fla	9
4	VMONDVDDFALL	0	W1	Set VMONDVDDFALL Interrupt Flag
	Write 1 to set the VM	ondvddfall i	nterrupt fla	g
3	VMONALTAVDDRISE	0	W1	Set VMONALTAVDDRISE Interrupt Flag
	Write 1 to set the VM	ONALTAVDDRIS	SE interrup	t flag
2	VMONALTAVDDFALL	_ 0	W1	Set VMONALTAVDDFALL Interrupt Flag
	Write 1 to set the VM	ONALTAVDDFA	LL interrup	t flag
1	VMONAVDDRISE	0	W1	Set VMONAVDDRISE Interrupt Flag
	Write 1 to set the VM	ONAVDDRISE i	nterrupt fla	g
0	VMONAVDDFALL	0	W1	Set VMONAVDDFALL Interrupt Flag
	Write 1 to set the VM	onavddfall i	nterrupt fla	g

10.5.11 EMU_IFC - Interrupt Flag Clear Register

Offset														Bi	t Po	siti	on														
0x02C	31	30	29	28	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	=	10	6	8	7	9	5	4	က	2	_	0
Reset	0	0	0		'	0	0				0	0	0	0	0	0	0	'	,		'			0	0	0	0	0	0	0	0
Access	(R)W1	(R)W1	(R)W1			(R)W1	(R)W1				(R)W1	(R)W1	(R)W1	(R)W1	(R)W1	(R)W1	(R)W1							(R)W1	(R)W1	(R)W1	(R)W1	(R)W1	(R)W1	(R)W1	(R)W1
Name	TEMPHIGH	TEMPLOW	TEMP			VSCALEDONE	EM23WAKEUP				DCDCINBYPASS	DCDCLNRUNNING	DCDCLPRUNNING	NFETOVERCURRENTLIMIT	PFETOVERCURRENTLIMIT	VMONFVDDRISE	VMONFVDDFALL							VMONIO0RISE	VMONIO0FALL	VMONDVDDRISE	VMONDVDDFALL	VMONALTAVDDRISE	VMONALTAVDDFALL	VMONAVDDRISE	VMONAVDDFALL
Bit	Na	me				Re	eset			Acc	es	s I	Des	crip	tion																
31	TE	MPI	HIGH	Н		0				(R)V	۷1	(Clea	ır Ti	EMP	HIG	iH lı	nterr	upt F	la	9										
				clear t featur											urns	s the	val	ue o	f the I	Fá	and	cle	ars	the o	corre	espo	ondi	ng ir	nterr	upt	
30	TEMPLOW 0									(R)V	۷1	(Clea	ır Ti	EMP	LO	W Ir	iterr	upt F	laç	J										
	Write 1 to clear the TEMPLOW interrupt flag. Reading returns the value of the IF and clears the corresponding interrupt flags (This feature must be enabled globally in MSC.).																														
29	TEMP 0 (R)W1 Clear TEMP Interrupt Flag																														
				clear t									etur	ns t	he v	/alue	e of	the I	F and	cl	ears	s th	e cc	rres	pon	ding	g inte	erru	ot fla	ags	
28:26	Re	serv	/ed			To tio		ure	com	oatib	ility	v wit	h fu	ture	dev	rices	s, alv	vays	write	bi	ts to	o 0.	Мо	re in	forn	natio	on in	1.2	Coi	nven)-
25	VS	CAL	_ED	ONE		0				(R)V	۷1	(Clea	ır V	SCA	LE	OON	IE In	terru	pt	Fla	g									
				clear t featur											retu	urns	the	valu	e of t	he	IF a	and	clea	ars t	he c	orre	espo	ndir	ng in	terru	upt
24	ΕM	123V	VAK	EUP		0				(R)V	۷1	(Clea	ır El	M23	WA	KEL	JP In	terru	pt	Fla	g									
				clear t featur											reti	urns	the	valu	e of t	he	IF a	and	cle	ars t	the o	corre	espo	ndir	ng in	iterri	upt
23:21	Re	serv	⁄ed			To tio		ure	com	patib	ility	v wit	h fu	ture	dev	rices	, alv	vays	write	bi	ts to	o 0.	Мо	re in	forn	natio	on in	1.2	Coi	nven)-
20	DC	DC	INB	YPAS	3	0				(R)V	۷1	(Clea	ır D	CDC	INE	3YP/	ASS	Inter	ru	ot F	lag									
				clear t This fe												etur	ns th	ne va	alue o	f th	ne II	F aı	nd c	lear	s the	e co	rres	pon	ding	inte	r-
19	DC	DC	LNR	UNNI	NG	0				(R)V	۷1	(Clea	ır D	CDC	LN	RUN	ININ	G Int	erı	upt	t Fla	ag								
				clear t ags (T													urns	s the	value	0	f the	e IF	and	d cle	ars	the	corr	espo	ondii	ng	
18	DC	DC	LPR	UNNI	NG	0				(R)V	V1	(Clea	ır D	CDC	CLPI	RUN	ININ	G Int	erı	upt	t Fla	ag								
	Write 1 to clear the DCDCLPRUNNING interrupt flag. Reading returns the value of the IF and clears the corresponding interrupt flags (This feature must be enabled globally in MSC.).							1-																							

Bit	Name	Reset	Access	Description
17	NFETOVERCUR- RENTLIMIT	0	(R)W1	Clear NFETOVERCURRENTLIMIT Interrupt Flag
				T interrupt flag. Reading returns the value of the IF and clears the correnabled globally in MSC.).
16	PFETOVERCUR- RENTLIMIT	0	(R)W1	Clear PFETOVERCURRENTLIMIT Interrupt Flag
				T interrupt flag. Reading returns the value of the IF and clears the correnabled globally in MSC.).
15	VMONFVDDRISE	0	(R)W1	Clear VMONFVDDRISE Interrupt Flag
	Write 1 to clear the \rupt flags (This featu			flag. Reading returns the value of the IF and clears the corresponding intery in MSC.).
14	VMONFVDDFALL	0	(R)W1	Clear VMONFVDDFALL Interrupt Flag
	Write 1 to clear the \rupt flags (This featu			flag. Reading returns the value of the IF and clears the corresponding intery in MSC.).
13:8	Reserved	To ensure c	ompatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
7	VMONIO0RISE	0	(R)W1	Clear VMONIO0RISE Interrupt Flag
	Write 1 to clear the \flags (This feature m			g. Reading returns the value of the IF and clears the corresponding interrup MSC .).
6	VMONIO0FALL	0	(R)W1	Clear VMONIO0FALL Interrupt Flag
	Write 1 to clear the \frac{1}{1}			g. Reading returns the value of the IF and clears the corresponding interruph MSC .).
5	VMONDVDDRISE	0	(R)W1	Clear VMONDVDDRISE Interrupt Flag
	Write 1 to clear the \rupt flags (This featu			flag. Reading returns the value of the IF and clears the corresponding intery in MSC.).
4	VMONDVDDFALL	0	(R)W1	Clear VMONDVDDFALL Interrupt Flag
	Write 1 to clear the \rupt flags (This featu			flag. Reading returns the value of the IF and clears the corresponding intery in MSC.).
3	VMONALTAVDDRIS	E 0	(R)W1	Clear VMONALTAVDDRISE Interrupt Flag
	Write 1 to clear the \interrupt flags (This f			upt flag. Reading returns the value of the IF and clears the corresponding obally in MSC.).
2	VMONALTAVDDFAL	L 0	(R)W1	Clear VMONALTAVDDFALL Interrupt Flag
	Write 1 to clear the \interrupt flags (This f			upt flag. Reading returns the value of the IF and clears the corresponding obally in MSC.).
1	VMONAVDDRISE	0	(R)W1	Clear VMONAVDDRISE Interrupt Flag
	Write 1 to clear the \rupt flags (This featu			flag. Reading returns the value of the IF and clears the corresponding intery in MSC.).
0	VMONAVDDFALL	0	(R)W1	Clear VMONAVDDFALL Interrupt Flag
	Write 1 to clear the \rupt flags (This featu			flag. Reading returns the value of the IF and clears the corresponding intery in MSC.).

10.5.12 EMU_IEN - Interrupt Enable Register

Offset															Bi	t Po	siti	on														
0x030	31	30	59	28	27	26	25	24	23	22	21	20	19	8	17	16	15	4	13	12	7	10	o	_∞	7	9	2	4	က	7	_	0
Reset	0	0	0				0	0				0	0	0	0	0	0	0							0	0	0	0	0	0	0	0
Access	S.	Z ≪	₹				Me	S.				RW	\ N	₹	₹	₩ M	₩	₹							₹	Z ≪	S S	Z M	S.	Z.	Z.	¥ §
	_		_				_					_						_							_	_	-		<u> </u>			
Name	TEMPHIGH	TEMPLOW	TEMP				VSCALEDONE	EM23WAKEUP				DCDCINBYPASS	DCDCLNRUNNING	DCDCLPRUNNING	NFETOVERCURRENTLIMIT	PFETOVERCURRENTLIMIT	VMONFVDDRISE	VMONFVDDFALL							VMONIOORISE	VMONIO0FALL	VMONDVDDRISE	VMONDVDDFALL	VMONALTAVDDRISE	VMONALTAVDDFALL	VMONAVDDRISE	VMONAVDDFALL
Bit	Na	me					Re	set			Ac	ces	s l	Des	crip	tion																
31	TE	MPH	HIGH	4			0				RW	/	•	TEM	IPHI	GH	Inte	erru	pt E	nal	ole											
	Ena	able	/disa	able	e the	TEI	MPF	HIGH	l int	erru	pt																					
30		MPL					0				RW	/	•	TEM	IPLO	OW	Inte	rrup	ot E	nab	le											
20	-		/disa	able	e the	E TEI		.OW	/ inte	errup		,		T	ID 1-	.4			- 61-													
29	TE En:		/die	ahla	e the	TEI	0 мр і	intor	runt		RW	/		I EIV	IP Ir	iter	rupt	En	аы)												
28:26		serv			<i>-</i> (11C	, , _,	То	ens	•		pati	bility	v wit	h fu	ture	dev	rices	, alv	vay:	s wi	rite k	its t	ю О.	Mor	e in	forn	natio	on in	1.2	Col	nven) -
25	\ <u>(</u> C	CAL	ED	ONI			tion 0	าร			RW	,		V6C		-DC	NIE	lota		m4 E	· n n h											
25					⊏ e the	· VS		.ED(ONE	inte				vsc	ALI	בטכ	INE	mile	arru	pt E	nab	ne										
24	EM	123V	VAK	EU	Р		0				RW	/	ı	EM2	:3W	AKE	UP	Inte	erru	pt E	Enab	ole										
	Ena	able	/disa	able	e the	e EM	23V	VAK	EUF	inte	erru	ot																				
23:21	Re	serv	ed				To tion		ure	com	pati	bility	v wit	h fu	ture	dev	rices	, alv	vay:	s wi	rite k	its t	o 0.	Mor	e in	forn	natio	on in	1.2	Col	nven) -
20	DC	DCI	NB)	ΥPA	SS		0				RW	/	ı	DCE	CIN	IBY	PAS	S Ir	nter	rup	t En	able)									
	Ena	able	/disa	able	e the	DC	DCI	NΒ\	/PA	SS i	nter	rupt																				
19	DC	DCI	NR	UN	NIN	G	0				RW	/	ı	DCE	CLI	NRU	JNN	ING	Int	errı	ıpt E	Enal	ole									
	Ena	able	/disa	able	e the	DC	DCL	NR	INU	NINC	3 int	erru	•																			
18					NIN		0				RW			DCE	CLI	PRL	JNN	ING	Inte	erru	ıpt E	Enal	ole									
					e the			-PR	UNN	IINC																						
17		ETC NTL			UR-		0				RW	I		NFE	ΓO\	/ER	CUI	≺RE	:NT	LIM	IT In	iteri	upt	Ena	ible							
	Ena	able	/disa	able	e the	NF	ETC	VEI	RCL	IRR	ENT	LIM	IIT iı	nterr	upt																	
16		ETC NTL			UR-		0				RW	1	I	PFE	TΟ\	/ER	CUF	RRE	NTI	LIM	IT In	terr	upt	Ena	ble							
	Ena	able	/disa	able	e the	PFI	ETO	VEF	RCU	RRI	ENT	LIM	IT ir	nterr	upt																	

Bit	Name	Reset	Access	Description
15	VMONFVDDRISE	0	RW	VMONFVDDRISE Interrupt Enable
	Enable/disable the VI	MONFVDDRISE	interrupt	
14	VMONFVDDFALL	0	RW	VMONFVDDFALL Interrupt Enable
	Enable/disable the VI	MONFVDDFALL	interrupt	
13:8	Reserved	To ensure cor tions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
7	VMONIO0RISE	0	RW	VMONIO0RISE Interrupt Enable
	Enable/disable the VI	MONIO0RISE in	terrupt	
6	VMONIO0FALL	0	RW	VMONIO0FALL Interrupt Enable
	Enable/disable the VI	MONIO0FALL in	terrupt	
5	VMONDVDDRISE	0	RW	VMONDVDDRISE Interrupt Enable
	Enable/disable the VI	MONDVDDRISE	interrupt	
4	VMONDVDDFALL	0	RW	VMONDVDDFALL Interrupt Enable
	Enable/disable the VI	MONDVDDFALL	interrupt	
3	VMONALTAVDDRISE	0	RW	VMONALTAVDDRISE Interrupt Enable
	Enable/disable the VI	MONALTAVDDR	ISE interru	ıpt
2	VMONALTAVDDFALL	_ 0	RW	VMONALTAVDDFALL Interrupt Enable
	Enable/disable the VI	MONALTAVDDF	ALL interru	ıpt
1	VMONAVDDRISE	0	RW	VMONAVDDRISE Interrupt Enable
	Enable/disable the VM	MONAVDDRISE	interrupt	
0	VMONAVDDFALL	0	RW	VMONAVDDFALL Interrupt Enable
	Enable/disable the VI	MONAVDDFALL	interrupt	

10.5.13 EMU_PWRLOCK - Regulator and Supply Lock Register

Offset															Bi	t Po	sitio	on														
0x034	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	80	7	9	2	4	က	2	_	0
Reset			•			•		•				•		•		•									000000			•				
Access																								Š	Ž							
Name																								\ \\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	LOCAN							

Bit	Name	Reset	Access	Description
31:16	Reserved	To ensure co	ompatibility	with future devices, always write bits to 0. More information in 1.2 Conven-
15:0	LOCKKEY	0x0000	RW	Regulator and Supply Configuration Lock Key

Write any other value than the unlock code to lock all regulator control registers, from editing. Write the unlock code to unlock. When reading the register, bit 0 is set when the lock is enabled. Registers that are locked: PWRCFG, PWRCTRL and DCDC* registers.

Value	Description
0	EMU Regulator registers are unlocked
1	EMU Regulator registers are locked
0	Lock EMU Regulator registers
0xADE8	Unlock EMU Regulator registers
	0 1

10.5.14 EMU_PWRCTRL - Power Control Register

	-																
Offset				В	it Positio	1											
0x03C	31 39 29 29 27 27 27	24 25 23 23	2 2 2	7 18	16 15 4	<u>t</u> (5	12	1	10	6	م م	. 9	2	4	က	7	- c
Reset						0			0				0				
Access						\ S S			₽				S. S.				
						J.											
						MMEDIATEPWRSWITCH											
Name						WR			_								
Italiio						ATEF			REGPWRSEL								
						/EDI			GPW				ANASW				
						Ξ			R				A				
Bit	Name	Reset	Access	Descrip	otion												
31:14	Reserved	To ensure co	ompatibility v	vith future	devices,	alway	/s wi	rite b	its t	o 0. N	Nore i	infori	natio	on in	1.2	Coi	nven-
13	IMMEDIATEPWRS- WITCH	0	RW	Allows fields	Immediat	e Sw	itchi	ing c	of A	NAS	W an	d RE	GPV	VRS	SEL	Bit-	
	When set, allows imr REGPWRSEL and s								rdw	are p	rotec	ts sw	/itchi	ng c	of Al	NAS'	W/
12:11	Reserved	To ensure co	ompatibility v	vith future	devices,	alway	/S WI	ite b	its t	o 0. N	∕lore i	infori	natio	on in	1.2	Coi	nven-
10	REGPWRSEL	0	RW	This Fi	eld Select	s the	Inp	ut Sı	ирр	ly Pii	n for	the [Digit	al L	DO		
	Determines the pow DCDC is not configurable the switch. If D	red to drive DV	DD, IMMED	IATEPWR	SWITCH	need	s to	be se	et to	prio	to se	etting	this	bit	to in	nme	diately
	Value	Mode		Descrip	tion												
	0	AVDD			DD pin is t A in this co					digita	I LDC). LD	O cu	ırrer	nt is	limit	ed
	1	DVDD			DD pin is t /RSEL=1												
9:6	Reserved	To ensure co	ompatibility v	vith future	devices,	alway	/S WI	rite b	its t	o 0. N	/lore i	inforr	natio	on in	1.2	Coi	nven-
5	ANASW	0	RW	Analog	Switch S	elect	ion										
	Determines the pow LFRCO, LFXO, HFR is not configured to o the switch. If DCDC i	CO, AUXHFRO drive DVDD, IM	CO, VMON, I IMEDIATEP\	IDAC, and WRSWIT	I ADC). Re CH needs	eset v	vith I	POR to pr	, Ha	ırd Pi to set	n Res	set, c	or BC oit to	D F imn	Rese	t. If ately	DCDC
	Value	Mode		Descrip	tion												
	0	AVDD		Select A	WDD as th	ne an	alog	pow	er s	upply	/						
	1	DVDD		Select [OVDD as t	ne ar	alog	pow	er s	supply	y						
4:0	Reserved	To ensure co	ompatibility v	vith future	devices,	alway	/s wi	ite b	its t	o 0. N	∕lore i	inforr	natio	on in	1.2	Cor	nven-

tions

10.5.15 EMU_DCDCCTRL - DCDC Control

Offset				Bit Position	
0x040	30 30 28 28 27 27 26	23 24 25 25 23 23 25 25 25 25 25 25 25 25 25 25 25 25 25	20 20 149	2 8 C 0 0 0 0 1 7 1 2 2 4 E C C C C C C C C C C C C C C C C C C	0
Reset				XO	;
Access				N	:
				4 6 2 8 2 8 2 8 2 8 2 8 2 8 2 8 2 8 2 8 2	
					ļ
Name				MOF MOF) :
				DCDCMODEEM4 DCDCMODE EM23 DCDCMODE	i)
					l
Bit	Name	Reset	Access	Description	
31:6	Reserved	To ensure comp tions	patibility w	vith future devices, always write bits to 0. More information in 1.2 Conven-	-
5	DCDCMODEEM4	1	RW	DCDC Mode EM4H	
	Determines the DCD0 BOD Reset.	C mode in EM4H.	. This bit is	s ignored if DCDCMODE=Bypass. Reset with POR, Hard Pin Reset, or	
	Value	Mode		Description	_
	0	EM4SW		DCDC mode is according to DCDCMODE field.	-
	1	EM4LOWPOW	ER	DCDC mode is low power.	
					_
4	DCDCMODEEM23	1	RW	DCDC Mode EM23	
4				DCDC Mode EM23 This bit is ignored if DCDCMODE=Bypass. Reset with POR, Hard Pin Re-	-
4	Determines the DCD0				<u>-</u>
4	Determines the DCD0 set, or BOD Reset.	C mode in EM2 ar		This bit is ignored if DCDCMODE=Bypass. Reset with POR, Hard Pin Re-	- - -
4	Determines the DCD0 set, or BOD Reset. Value	C mode in EM2 ar	nd EM3. 1	This bit is ignored if DCDCMODE=Bypass. Reset with POR, Hard Pin Re- Description	<u>-</u> - -
3:2	Determines the DCD0 set, or BOD Reset. Value 0	Mode EM23SW EM23LOWPOV	nd EM3. 1	This bit is ignored if DCDCMODE=Bypass. Reset with POR, Hard Pin Re- Description DCDC mode is according to DCDCMODE field.	- - -
	Determines the DCD0 set, or BOD Reset. Value 0 1	Mode EM23SW EM23LOWPOV To ensure comptions	nd EM3. 1	This bit is ignored if DCDCMODE=Bypass. Reset with POR, Hard Pin Re- Description DCDC mode is according to DCDCMODE field. DCDC mode is low power.	- - -
3:2	Determines the DCD0 set, or BOD Reset. Value 0 1 Reserved DCDCMODE	Mode EM23SW EM23LOWPOV To ensure comptions 0x3	NER patibility w	This bit is ignored if DCDCMODE=Bypass. Reset with POR, Hard Pin Re- Description DCDC mode is according to DCDCMODE field. DCDC mode is low power. with future devices, always write bits to 0. More information in 1.2 Conven-	- - -
3:2	Determines the DCD0 set, or BOD Reset. Value 0 1 Reserved DCDCMODE	Mode EM23SW EM23LOWPOV To ensure comptions 0x3	NER patibility w	This bit is ignored if DCDCMODE=Bypass. Reset with POR, Hard Pin Re- Description DCDC mode is according to DCDCMODE field. DCDC mode is low power. with future devices, always write bits to 0. More information in 1.2 Conven- Regulator Mode	- - -
3:2	Determines the DCDC set, or BOD Reset. Value 0 1 Reserved DCDCMODE Determines the operations and the properties of	Mode EM23SW EM23LOWPOV To ensure comptions 0x3	NER patibility w	Description DCDC mode is according to DCDCMODE field. DCDC mode is low power. With future devices, always write bits to 0. More information in 1.2 Conventional Regulator Mode gulator. Reset with POR, Hard Pin Reset, or BOD Reset. Description DCDC regulator is operating in bypass mode. Prior to configuring DCDCMODE=BYPASS, software must set EMU_DCDCCLIMCTRL.BY-PLIMEN=1 to prevent excessive current between VREGVDD and	- - -
3:2	Determines the DCD0 set, or BOD Reset. Value 0 1 Reserved DCDCMODE Determines the operators and the properties of	Mode EM23SW EM23LOWPOV To ensure comptions 0x3 atting mode of the Mode	NER patibility w	Description DCDC mode is according to DCDCMODE field. DCDC mode is low power. With future devices, always write bits to 0. More information in 1.2 Conventional Regulator Mode gulator. Reset with POR, Hard Pin Reset, or BOD Reset. Description DCDC regulator is operating in bypass mode. Prior to configuring DCDCMODE=BYPASS, software must set EMU_DCDCCLIMCTRL.BY-PLIMEN=1 to prevent excessive current between VREGVDD and DVDD supplies.	- - -
3:2	Determines the DCD0 set, or BOD Reset. Value 0 1 Reserved DCDCMODE Determines the operation of the property of the prope	Mode EM23SW EM23LOWPOV To ensure comptions 0x3 ating mode of the Mode BYPASS	NER patibility w	Description DCDC mode is according to DCDCMODE field. DCDC mode is low power. With future devices, always write bits to 0. More information in 1.2 Conventional Regulator Mode gulator. Reset with POR, Hard Pin Reset, or BOD Reset. Description DCDC regulator is operating in bypass mode. Prior to configuring DCDCMODE=BYPASS, software must set EMU_DCDCCLIMCTRL.BY-PLIMEN=1 to prevent excessive current between VREGVDD and	- - -
3:2	Determines the DCD0 set, or BOD Reset. Value 0 1 Reserved DCDCMODE Determines the operation of the properation of the pro	Mode EM23SW EM23LOWPOV To ensure comptions 0x3 atting mode of the Mode BYPASS	NER patibility w	Description DCDC mode is according to DCDCMODE field. DCDC mode is low power. With future devices, always write bits to 0. More information in 1.2 Convengulator. Reset with POR, Hard Pin Reset, or BOD Reset. Description DCDC regulator is operating in bypass mode. Prior to configuring DCDCMODE=BYPASS, software must set EMU_DCDCCLIMCTRL.BY-PLIMEN=1 to prevent excessive current between VREGVDD and DVDD supplies. DCDC regulator is operating in low noise mode.	- - -

10.5.16 EMU_DCDCMISCCTRL - DCDC Miscellaneous Control Register

Offset									Bit Po	sition								
0x04C	33	29	27	26	25	23	22	20	18 17 17 16	5 4 6 5 4 5 5 6	11 0 8	7	9	4	က	2	_	0
Reset	·	0x0			0x3		0X	•	0x0	0x7	0x7		0		•	_	_	0
Access		₩ M			Z.		S. S.		RW W	RW	RW		Z.			RW	₹	ZW W
Name		LPCMPBIASEM234H			LNCLIMILIMSEL		LPCLIMILIMSEL		BYPLIMSEL	NFETCNT	PFETCNT		LNFORCECCMIMM			LPCMPHYSHI	LPCMPHYSDIS	LNFORCECCM
Bit	Name				Reset		Ad	ces	s Description									
31:30	Reserv	⁄ed			To ens	ure	compat	ibility	/ with future dev	rices, always wi	rite bits to 0. Moi	re info	ormatio	on ir	1.2	Cor	nver	1-
29:28	LPCMF	PBIASE	M23	4H	0x0		R۱	V	LP Mode Co	omparator Bia	s Selection for	EM2	3 or El	VI4H				
	LP mod	de comp	mparator bias selection. Reset with POR, Hard Pin Reset, or BOD Reset. Mode Description															
	Value				Mode				Description									_
	0				BIAS0				Maximum lo	ad current less	than 75uA.							
	1				BIAS1				Maximum Io	ad current less	than 500uA.							
	2				BIAS2					ad current less								
	3				BIAS3				Maximum lo	ad current less	than 10mA.							
27	Reserv	⁄ed			To ens	ure	compat	ibility	/ with future dev	rices, always wi	rite bits to 0. Mor	re info	ormatio	on ir	1.2	Cor	nver	1-
26:24	LNCLI	MILIMSI	EL		0x3		R۱	V	Current Lin	nit Level Selec	tion for Current	Lim	iter in	LN	Mod	de		
	MILIMS and 40 tions. F	SEL=(I_ mA repr For stror	MAX rese ng (i	(+40 nts t .e., l	OmA)*1. the curre low inte	5/(5 ent r rnal d rel	mA*(PF ripple w impeda liability	ETC ith so ance issue	CNT+1))-1, wher come margin, and battery, it is re es. Reset with P	e I_MAX is the d the factor of 1 commended to OR, Hard Pin F	recommended maximum avera .5 accounts for a have I_MAX=20 Reset, or BOD re	ige ci detec 00m/ eset.	urrent ting er	allov ror a	wed and shou	to th othe ld ne	r va ever	ria- be
23	Reserv	⁄ed			To ens tions	ure	compat	ibility	/ with future dev	rices, always wi	ite bits to 0. Moi	re info	ormatio	on ir	1.2	Cor	nver	1-
22:20	LPCLI	MILIMSE	ΞL		0x1		R۱	V	Current Lin	nit Level Selec	tion for Current	Lim	iter in	LP	Mod	le		
	setting	LPCLIN	/ILIN	MSE	L=1, co	rres	pondin	g to a		ent of 80 mA for	o 40 mA*(1+LPC or optimal efficie , or BOD reset.							
19:16	BYPLI	MSEL			0x0		R۱	٧	Current Lim	nit in Bypass N	lode							
		rrent lim OR, Har							MEN equals one	e. The limit is fro	om 20mA to 320	mA, v	vith 20	mA	/step	. Re	eset	
15:12	NFETO	CNT			0x7		R۱	V	NFET Switch	h Number Sel	ection							
									ımber. The selec R, Hard Pin Resc		switches are NF et.	ETC	NT+1.	This	s ma	у са	use	а

Bit	Name	Reset	Access	Description
11:8	PFETCNT	0x7	RW	PFET Switch Number Selection
	Low Noise mode PFE Hard Pin Reset, or B0	•	count num	ber. The selected number of switches are PFETCNT+1. Reset with POR,
7:6	Reserved	To ensure com	npatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
5	LNFORCECCMIMM	0	RW	Force DCDC Into CCM Mode Immediately, Based on LNFOR-CECCM
				FORCECCM bit and have the change take effect while DCDC is running. ed prior to enabling the DCDC.
4:3	Reserved	To ensure com	npatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
2	LPCMPHYSHI	1	RW	Comparator Threshold on the High Side
	Reserved for internal	use. Should alwa	ays be set	to 1.
1	LPCMPHYSDIS	1	RW	Disable LP Mode Hysteresis in the State Machine Control
	Reserved for internal	use. Should alwa	ays be set	to 1.
)	LNFORCECCM	0	RW	Force DCDC Into CCM Mode in Low Noise Operation
	in forced CCM mode. zero detector is config	The threshold s gured as reverse In low power n	et by ZDE -current lir	zero detector is configured as zero-crossing detector and the DCDC will be ETILIMSEL will be ignored. When this bit is set to 1 in low noise mode, the miter and the DCDC will be in DCM mode. The reverse current limit level is zero detector is always configured as zero-crossing detector. Reset with

10.5.17 EMU_DCDCZDETCTRL - DCDC Power Train NFET Zero Current Detector Control Register

Offset			Bit Position												
0x050	30 30 28 28 27 27 27	22 23 24 25 27 20 24	6 8 7 1 <th>0 8 7 0 0 4 6 7 7 0</th>	0 8 7 0 0 4 6 7 7 0											
Reset				0x5 0x5											
Access				WA WA											
Name				ZDETBLANKDLY											
Bit	Name	Reset Access	Description												
31:10	Name Reset Access Description Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions														
9:8	ZDETBLANKDLY	0x1 RW	Reserved for internal use. Do not	change.											
	Reserved for internal	use. Do not change.													
7	Reserved	To ensure compatibility t	with future devices, always write bits to	0. More information in 1.2 Conven-											
6:4	ZDETILIMSEL	0x5 RW	Reverse Current Limit Level Selec	ction for Zero Detector											
	this register is calcula +40mA)*1.5/(2.5mA*(counts for detecting of have I_RMAX=160m, LIMSEL=0, the DCDO When LNFORCECCI ignored. Reset with P	ated by the allowed average NFETCNT+1)), where 40 or error and other variations. A to maximize ZDETILIMS C's behavior will be very sind 10, the zero detector will OR, Hard Pin Reset, or BO		e equation: ZDETILIMSEL=(I_RMAX ome margin, and the factor of 1.5 ac- everse current, it is recommended to when LNFORCECCM=1 but ZDETI- t is, the DCDC will be in DCM mode. urrent limit=0 mA) and this register is											
3:0	Reserved	To ensure compatibility t	with future devices, always write bits to	0. More information in 1.2 Conven-											

10.5.18 EMU_DCDCCLIMCTRL - DCDC Power Train PFET Current Limiter Control Register

Offset															Bi	t Po	sitio	on														
0x054	31	30	29	28	27	26	25	24	23	22	21	20	19	8	17	16	15	4	13	12	11	10	6	∞	7	9	2	4	က	7	_	0
Reset																			0				0×1	5								
Access																			₩ M				/\Q									
Name																			BYPLIMEN				CI IMBI ANKDI V									
	-																															
Bit	Na	me					Re	set			Ac	ces	s I	Des	crip	tion																
Bit 31:14		me eserv	red					ens	ure	com					•			s, alı	ways	s wr	ite b	its to	o 0.	Мог	re in	forn	natio	n in	1.2	Coi	nven)-
	Re	serv	ved MEN	l			То	ens	ure (com		bility	v wit		ture	dev	ices					its to	o 0.	Mor	re in	form	natio	on in	1.2	Coi	nven)-
31:14	BY By PA en:	PLII pass		rent e. N	lote ever	that nt th	To tion 0 able the is e	ens ns e. Se dev	ettin	g th will	RW is bisee	bility / t lim an a	wit its raddi	Byp maxitiona	ass mun	Cur n cu 0 µ/	ren rren A of	t Lint dra	mit I awn rent the	Ena fror dra	ble m D(w whass	CDC hen Cur	inp BYF	ut s LIM Lim	supp MEN nit (E	ily w =1 a 3YP	hile and LIM	DCI Bypa EN=	DC i	s in Mod	BY- le is the	
31:14	BY By PA en:	PLII pass	MEN s cur mod d. To volta	rent e. N	lote ever	that nt th	To tion 0 able the is eached	ens e. Se dev xces d the	ettin vice ss co e ma	g th will: urre ain s	RW is bi see nt, a	bility / t lim an a	its raddication	Byp maxi tiona ons ge in	ass mun al ~1 shou	dev Cur n cu 0 μ/ uld coass	rentarient	t Lin t dr cur ble bde.	mit I awn rent the Res	fror dra Byp set v	ble n D(w wh ass vith I	CDC hen Cur POF	inp BYF rent R, Ha	ut s PLIM Lim	supp //EN nit (E Pin	ly w =1 a 3YP Res	hile and LIM et, c	DCI Bypa EN= or BC	DC i ass :0) o	s in Mod nce Rese	BY- le is the	

To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conven-

Reserved for internal use. Do not change.

tions

7:0

Reserved

10.5.19 EMU_DCDCLNCOMPCTRL - DCDC Low Noise Compensator Control Register

Offset															Bi	t Po	siti	on														
0x058	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	ω	7	9	5	4	က	2	_	0
Reset		4	CXO				0x7				ç	7XO		•		•		2	5 7				•			0x07					0x7	
Access		<u> </u>	<u>}</u>				M				2	<u>}</u>						<u> </u>	<u>.</u>							₩ M					S.	
Name			COMPENS				COMPENC2											COMBENIES	SANTEN O							COMPENR2					COMPENR1	

Sit Name Reset Access Description					
LN mode compensator C3 trim, 0.5pF-8pF in 0.5pF steps. Reset with POR, Hard Pin Reset, or BOD Reset. 70 ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions 26:24 COMPENC2 0x7 RW Low Noise Mode Compensator C2 Trim Value LN mode compensator C2 trim, 1pF-8pF in 1pF steps. Reset with POR, Hard Pin Reset, or BOD Reset. 23:22 Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions 21:20 COMPENC1 0x2 RW Low Noise Mode Compensator C1 Trim Value LN mode compensator C1 trim, 0.15pF-0.60pF in 0.15pF step. Reset with POR, Hard Pin Reset, or BOD Reset. 19:16 Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions 15:12 COMPENR3 0x4 RW Low Noise Mode Compensator R3 Trim Value LN mode compensator r3 trim, 5-80KOhm in 5Khom steps. Reset with POR, Hard Pin Reset, or BOD Reset. 11:9 Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions 8:4 COMPENR2 0x07 RW Low Noise Mode Compensator R2 Trim Value LN mode compensator r2 trim, 50-1600KOhm, in 50KOhm steps. Reset with POR, Hard Pin Reset, or BOD Reset. 3 Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions 2:0 COMPENR1 0x7 RW Low Noise Mode Compensator R1 Trim Value	Bit	Name	Reset	Access	Description
27 Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions 26:24 COMPENC2 0x7 RW Low Noise Mode Compensator C2 Trim Value LN mode compensator C2 trim, 1pF-8pF in 1pF steps. Reset with POR, Hard Pin Reset, or BOD Reset. 23:22 Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions 21:20 COMPENC1 0x2 RW Low Noise Mode Compensator C1 Trim Value LN mode compensator C1 trim, 0.15pF-0.60pF in 0.15pF step. Reset with POR, Hard Pin Reset, or BOD Reset. 19:16 Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions 15:12 COMPENR3 0x4 RW Low Noise Mode Compensator R3 Trim Value LN mode compensator r3 trim, 5-80KOhm in 5Khom steps. Reset with POR, Hard Pin Reset, or BOD Reset. 11:9 Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions 8:4 COMPENR2 0x07 RW Low Noise Mode Compensator R2 Trim Value LN mode compensator r2 trim, 50-1600KOhm, in 50KOhm steps. Reset with POR, Hard Pin Reset, or BOD Reset. 3 Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions COMPENR1 0x7 RW Low Noise Mode Compensator R2 Trim Value LN mode compensator r2 trim, 50-1600KOhm, in 50KOhm steps. Reset with POR, Hard Pin Reset, or BOD Reset.	31:28	COMPENC3	0x5	RW	Low Noise Mode Compensator C3 Trim Value
tions 26:24 COMPENC2 0x7 RW Low Noise Mode Compensator C2 Trim Value LN mode compensator C2 trim, 1pF-8pF in 1pF steps. Reset with POR, Hard Pin Reset, or BOD Reset. 23:22 Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions 21:20 COMPENC1 0x2 RW Low Noise Mode Compensator C1 Trim Value LN mode compensator C1 trim, 0.15pF-0.60pF in 0.15pF step. Reset with POR, Hard Pin Reset, or BOD Reset. 19:16 Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions 15:12 COMPENR3 0x4 RW Low Noise Mode Compensator R3 Trim Value LN mode compensator r3 trim, 5-80KOhm in 5Khom steps. Reset with POR, Hard Pin Reset, or BOD Reset. 11:9 Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions 8:4 COMPENR2 0x07 RW Low Noise Mode Compensator R2 Trim Value LN mode compensator r2 trim, 50-1600KOhm, in 50KOhm steps. Reset with POR, Hard Pin Reset, or BOD Reset. 3 Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions COMPENR1 0x7 RW Low Noise Mode Compensator R1 Trim Value LN Mode COMPENR1 0x7 RW Low Noise Mode Compensator R1 Trim Value		LN mode compensato	or C3 trim, 0.5pF	-8pF in 0.	5pF steps. Reset with POR, Hard Pin Reset, or BOD Reset.
LN mode compensator C2 trim, 1pF-8pF in 1pF steps. Reset with POR, Hard Pin Reset, or BOD Reset. 23:22 Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions 21:20 COMPENC1 0x2 RW Low Noise Mode Compensator C1 Trim Value LN mode compensator C1 trim, 0.15pF-0.60pF in 0.15pF step. Reset with POR, Hard Pin Reset, or BOD Reset. 19:16 Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions 15:12 COMPENR3 0x4 RW Low Noise Mode Compensator R3 Trim Value LN mode compensator r3 trim, 5-80KOhm in 5Khom steps. Reset with POR, Hard Pin Reset, or BOD Reset. 11:9 Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions 8:4 COMPENR2 0x07 RW Low Noise Mode Compensator R2 Trim Value LN mode compensator r2 trim, 50-1600KOhm, in 50KOhm steps. Reset with POR, Hard Pin Reset, or BOD Reset. 3 Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions 2:0 COMPENR1 0x7 RW Low Noise Mode Compensator R1 Trim Value	27	Reserved		npatibility (with future devices, always write bits to 0. More information in 1.2 Conven-
23:22 Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions 21:20 COMPENC1 0x2 RW Low Noise Mode Compensator C1 Trim Value LN mode compensator C1 trim, 0.15pF-0.60pF in 0.15pF step. Reset with POR, Hard Pin Reset, or BOD Reset. 19:16 Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions 15:12 COMPENR3 0x4 RW Low Noise Mode Compensator R3 Trim Value LN mode compensator r3 trim, 5-80KOhm in 5Khom steps. Reset with POR, Hard Pin Reset, or BOD Reset. 11:9 Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions 8:4 COMPENR2 0x07 RW Low Noise Mode Compensator R2 Trim Value LN mode compensator r2 trim, 50-1600KOhm, in 50KOhm steps. Reset with POR, Hard Pin Reset, or BOD Reset. 3 Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions 2:0 COMPENR1 0x7 RW Low Noise Mode Compensator R1 Trim Value	26:24	COMPENC2	0x7	RW	Low Noise Mode Compensator C2 Trim Value
21:20 COMPENC1 0x2 RW Low Noise Mode Compensator C1 Trim Value LN mode compensator C1 trim, 0.15pF-0.60pF in 0.15pF step. Reset with POR, Hard Pin Reset, or BOD Reset. 19:16 Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions 15:12 COMPENR3 0x4 RW Low Noise Mode Compensator R3 Trim Value LN mode compensator r3 trim, 5-80KOhm in 5Khom steps. Reset with POR, Hard Pin Reset, or BOD Reset. 11:9 Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions 8:4 COMPENR2 0x07 RW Low Noise Mode Compensator R2 Trim Value LN mode compensator r2 trim, 50-1600KOhm, in 50KOhm steps. Reset with POR, Hard Pin Reset, or BOD Reset. 3 Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions 2:0 COMPENR1 0x7 RW Low Noise Mode Compensator R1 Trim Value		LN mode compensato	or C2 trim, 1pF-8	3pF in 1pF	steps. Reset with POR, Hard Pin Reset, or BOD Reset.
LN mode compensator C1 trim, 0.15pF-0.60pF in 0.15pF step. Reset with POR, Hard Pin Reset, or BOD Reset. 19:16 Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions 15:12 COMPENR3 0x4 RW Low Noise Mode Compensator R3 Trim Value LN mode compensator r3 trim, 5-80KOhm in 5Khom steps. Reset with POR, Hard Pin Reset, or BOD Reset. 11:9 Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions 8:4 COMPENR2 0x07 RW Low Noise Mode Compensator R2 Trim Value LN mode compensator r2 trim, 50-1600KOhm, in 50KOhm steps. Reset with POR, Hard Pin Reset, or BOD Reset. 3 Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions 2:0 COMPENR1 0x7 RW Low Noise Mode Compensator R1 Trim Value	23:22	Reserved		npatibility (with future devices, always write bits to 0. More information in 1.2 Conven-
19:16 Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions 15:12 COMPENR3 0x4 RW Low Noise Mode Compensator R3 Trim Value LN mode compensator r3 trim, 5-80KOhm in 5Khom steps. Reset with POR, Hard Pin Reset, or BOD Reset. 11:9 Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions 8:4 COMPENR2 0x07 RW Low Noise Mode Compensator R2 Trim Value LN mode compensator r2 trim, 50-1600KOhm, in 50KOhm steps. Reset with POR, Hard Pin Reset, or BOD Reset. 3 Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions 2:0 COMPENR1 0x7 RW Low Noise Mode Compensator R1 Trim Value	21:20	COMPENC1	0x2	RW	Low Noise Mode Compensator C1 Trim Value
15:12 COMPENR3 0x4 RW Low Noise Mode Compensator R3 Trim Value LN mode compensator r3 trim, 5-80KOhm in 5Khom steps. Reset with POR, Hard Pin Reset, or BOD Reset. 11:9 Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions 8:4 COMPENR2 0x07 RW Low Noise Mode Compensator R2 Trim Value LN mode compensator r2 trim, 50-1600KOhm, in 50KOhm steps. Reset with POR, Hard Pin Reset, or BOD Reset. 3 Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions 2:0 COMPENR1 0x7 RW Low Noise Mode Compensator R1 Trim Value		LN mode compensato	or C1 trim, 0.15p	F-0.60pF	in 0.15pF step. Reset with POR, Hard Pin Reset, or BOD Reset.
LN mode compensator r3 trim, 5-80KOhm in 5Khom steps. Reset with POR, Hard Pin Reset, or BOD Reset. 11:9 Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions 8:4 COMPENR2 0x07 RW Low Noise Mode Compensator R2 Trim Value LN mode compensator r2 trim, 50-1600KOhm, in 50KOhm steps. Reset with POR, Hard Pin Reset, or BOD Reset. 3 Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions 2:0 COMPENR1 0x7 RW Low Noise Mode Compensator R1 Trim Value	19:16	Reserved		npatibility (with future devices, always write bits to 0. More information in 1.2 Conven-
11:9 Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions 8:4 COMPENR2 0x07 RW Low Noise Mode Compensator R2 Trim Value LN mode compensator r2 trim, 50-1600KOhm, in 50KOhm steps. Reset with POR, Hard Pin Reset, or BOD Reset. 3 Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions 2:0 COMPENR1 0x7 RW Low Noise Mode Compensator R1 Trim Value	15:12	COMPENR3	0x4	RW	Low Noise Mode Compensator R3 Trim Value
8:4 COMPENR2 0x07 RW Low Noise Mode Compensator R2 Trim Value LN mode compensator r2 trim, 50-1600KOhm, in 50KOhm steps. Reset with POR, Hard Pin Reset, or BOD Reset. 3 Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions 2:0 COMPENR1 0x7 RW Low Noise Mode Compensator R1 Trim Value		LN mode compensato	or r3 trim, 5-80K	Ohm in 5K	thom steps. Reset with POR, Hard Pin Reset, or BOD Reset.
LN mode compensator r2 trim, 50-1600KOhm, in 50KOhm steps. Reset with POR, Hard Pin Reset, or BOD Reset. 3 Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions 2:0 COMPENR1 0x7 RW Low Noise Mode Compensator R1 Trim Value	11:9	Reserved		npatibility (with future devices, always write bits to 0. More information in 1.2 Conven-
3 Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions 2:0 COMPENR1 0x7 RW Low Noise Mode Compensator R1 Trim Value	8:4	COMPENR2	0x07	RW	Low Noise Mode Compensator R2 Trim Value
2:0 COMPENR1 0x7 RW Low Noise Mode Compensator R1 Trim Value		LN mode compensato	or r2 trim, 50-160	00KOhm, i	n 50KOhm steps. Reset with POR, Hard Pin Reset, or BOD Reset.
•	3	Reserved		npatibility \	with future devices, always write bits to 0. More information in 1.2 Conven-
LN mode compensator r1 trim, 500-1200kOhm, in 100KOhm steps. Reset with POR, Hard Pin Reset, or BOD Reset.	2:0	COMPENR1	0x7	RW	Low Noise Mode Compensator R1 Trim Value
		LN mode compensato	or r1 trim, 500-12	200kOhm,	in 100KOhm steps. Reset with POR, Hard Pin Reset, or BOD Reset.

10.5.20 EMU_DCDCLNVCTRL - DCDC Low Noise Voltage Register

Offset															Ві	t Po	siti	on														
0x05C	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	ω	7	9	2	4	က	2	_	0
Reset			•				1			'			•	1						•	0x71								•	1	0	
Access																					RWH										W.	
Name																					LNVREF										LNATT	

Bit	Name	Reset	Access	Description
31:15	Reserved	To ensure o	compatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
14:8	LNVREF	0x71	RWH	Low Noise Mode VREF Trim
				F set the output of the DCDC to 3*(1+LNATT)*(235.48+3.226*LNVREF). configuring this field. Reset with POR, Hard Pin Reset, or BOD Reset.
7:2	Reserved	To ensure o	compatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
1	LNATT	0	RW	Low Noise Mode Feedback Attenuation
	Low noise mode Hard Pin Reset,		tion. Custome	ners should use the emlib functions for configuring this field. Reset with POR,
	Value	Mode		Description
	0	DIV3		Feedback Ratio is 1/3
	1	DIV6		Feedback Ratio is 1/6
0	Reserved	To ensure o	compatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-

10.5.21 EMU_DCDCLPVCTRL - DCDC Low Power Voltage Register

Mode

DIV4

DIV8

													_		_																	
Offset															Bi	t Po	sitio	on														
0x064	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	7	10	6	8	7	9	5	_	4 ო	2	-	0
Reset																												0xB4				0
Access																											Š	≷				W.
Name																											L (LPVREF				LPATT
Bit	Nai	me					Re	set			Ac	ces	s	Des	crip	tion																
Bit 31:9		me s <i>erv</i>	ed					ens	ure	com							ces	, alv	way	's wi	rite b	oits	to 0	Мог	re in	forn	natio	on	in 1.	2 Co	nve	n-
	Res						То	ens 1s	ure	com		bility	/ wit	th fu	ture	devi							to 0					on	in 1.	2 Co	nve	n-
31:9	LP\ Sel 4*(serv VRE ect 1+LI	F Vre	T)*(30+	LPV	To tion 0xE	ens 1s 34 Im a =)*2	ıvail .2m\	able	RW	<i>bilit</i> y V	/ wit	th fu	ture //ode	<i>devi</i> e Re	fere	enc	e S	elec	tion	fo EFS	r EN	1 23 a	and the	EM4	4H out o	of	in 1.	DCD	C to	
31:9	LP\ Sel 4*(vRE ect 1+Li	F Vre	T)*(30+	LPV	To tion 0xE dimu	ens 1s 34 Im a =)*2	ıvail .2m\	able	RW	de is	y with	LP N	Mode 001	e Re	fere LPA e em	enco TT nlib	e S and fund	elec	tion VRE is fo	fo EFS r c	r EN	1 23 a	and the	EM4	4H out o	of	the I	DCD	C to	

Description

Feedback Ratio is 1/4

Feedback Ratio is 1/8

Value

0

1

10.5.22 EMU_DCDCLPCTRL - DCDC Low Power Control Register

Offset															Bi	t Po	sitic	on														
0x06C	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	0	∞	7	9	5	4	3	2	_	0
Reset						2	Š	_										2	3													
Access						Š	<u>}</u>	₩										Š	2													
Name						XIV GO	LPBLAINA	LPVREFDUTYEN										I DOMPHYSSEI EM234H														

		_ _ _		-
Bit	Name	Reset	Access	Description
31:27	Reserved	To ensure con tions	npatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
26:25	LPBLANK	0x1	RW	Reserved for internal use. Do not change.
	Reserved for interna	l use. Do not cha	nge.	
24	LPVREFDUTYEN	1	RW	LP Mode Duty Cycling Enable
	Allow duty cycling of	the bias. This is	to minimize	e DC bias. Reset with POR, Hard Pin Reset, or BOD Reset.
23:16	Reserved	To ensure con tions	npatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
15:12	LPCMPHYSSE- LEM234H	0x0	RW	LP Mode Hysteresis Selection for EM23 and EM4H
		PHÝSSEL*3.13m	v. Custom	e low power comparator. Hysteresis voltage at the output is ers should use the emlib functions for configuring this field. Reset with
11:0	Reserved	To ensure contions	npatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-

10.5.23 EMU_DCDCLNFREQCTRL - DCDC Low Noise Controller Frequency Control

Offset															Bi	t Po	siti	on														
0x070	33	30	29	28	27	26	25	24	23	22	21	20	19	9	17	16	15	4	13	12	7	10	6	∞	7	9	5	4	က	2	_	0
Reset					•	0x10								•									•		•						000	
Access						Z.																									X ≪	
Name						RCOTRIM																									RCOBAND	

Bit	Name	Reset	Access	Description
31:29	Reserved	To ensure o	compatibility (with future devices, always write bits to 0. More information in 1.2 Conven-
28:24	RCOTRIM	0x10	RW	Reserved for internal use. Do not change.
	Reserved for interna	al use. Do not o	change.	
23:3	Reserved	To ensure o	compatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
2:0	RCOBAND	0x0	RW	LN Mode RCO Frequency Band Selection
		ep when the ra		7: 3~8.95MHz, approximately 0.85MHz/step when the radio is disabled. It to match the clock frequency from the radio. Reset with POR, Hard Pin

10.5.24 EMU_DCDCSYNC - DCDC Read Status Register

Offset															Bi	t Po	siti	on														
0x078	31	30	29	28	27	26	25	24	23	22	21	20	19	8	17	16	15	4	13	12	7	10	6	∞	7	9	5	4	က	2	_	0
Reset																																0
Access																																22
Name																																DCDCCTRLBUSY

Bit	Name	Reset	Access	Description
31:1	Reserved	To ensure contions	mpatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
0	DCDCCTRLBUSY	0	R	DCDC CTRL Register Transfer Busy
	Indicates the status or register until this sign		RL transfer	to the EMU OSC clock domain. Software cannot re-write the DCDCCTRL

10.5.25 EMU_VMONAVDDCTRL - VMON AVDD Channel Control

Offset															Bi	t Po	sitio	on															
0x090	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	7	1	2 0	, ,	0	_	9	5	4	က	2	_	0
Reset	9 9 9												0																				
Access										2	Ž			2	<u>}</u>			2	<u>}</u>				₩ M							₩ M	₩.		₩ N
Name											NISE I TRESCOANSE			בות מות מות מות מות מות מות מות מות מות מות מות מות מות	KIOELHKEOFINE				PALLI HKESCOAKSE				FALLTHRESFINE							FALLWU	RISEWU		EN.

			'	
Bit	Name	Reset	Access	Description
31:24	Reserved	To ensure contions	mpatibility (with future devices, always write bits to 0. More information in 1.2 Conven-
23:20	RISETHRES- COARSE	0x0	RW	Rising Threshold Coarse Adjust
	Check VMON section	n for programmin	ng the thres	shold value. Reset with SYSEXTENDEDRESETn.
19:16	RISETHRESFINE	0x0	RW	Rising Threshold Fine Adjust
	Check VMON section	n for programmin	ng the thres	shold value. Reset with SYSEXTENDEDRESETn.
15:12	FALLTHRES- COARSE	0x0	RW	Falling Threshold Coarse Adjust
	Check VMON section	n for programmin	ng the thres	shold value. Reset with SYSEXTENDEDRESETn.
11:8	FALLTHRESFINE	0x0	RW	Falling Threshold Fine Adjust
	Check VMON section	n for programmin	ng the thres	shold value. Reset with SYSEXTENDEDRESETn.
7:4	Reserved	To ensure contions	mpatibility (with future devices, always write bits to 0. More information in 1.2 Conven-
3	FALLWU	0	RW	Fall Wakeup
	When set, a wakeup	from EM4H will	take place	upon a falling edge. Reset with SYSEXTENDEDRESETn.
2	RISEWU	0	RW	Rise Wakeup
	When set, a wakeup	from EM4H will	take place	upon a rising edge. Reset with SYSEXTENDEDRESETn.
1	Reserved	To ensure contions	mpatibility (with future devices, always write bits to 0. More information in 1.2 Conven-
0	EN	0	RW	Enable
	Set this bit to enable	the AVDD VMO	N. Reset w	rith SYSEXTENDEDRESETn.

10.5.26 EMU_VMONALTAVDDCTRL - Alternate VMON AVDD Channel Control

														Bi	t Po	siti	on														
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	2	4	က	2	_	0
		•			•			•	•			•	•				>	S S			Š	Š			•	•		0	0		0
																	2	2			Š	Ž						W.	RW		RW W
																	ПОО	10Kr			L	Ц									
																	700				L	Z L D						N N	WU		
																	THE				Ē	Ž L						FALL	RISE		Z
	31	31	31 30 29	31 30 29 29 28	31 30 29 28 28	30 30 29 28 27 26	31 30 29 28 27 27 26 26	30 30 29 27 27 26 26 25	31 30 29 28 27 27 26 26 25 23	30 30 28 27 26 26 27 26 27 27 28 27 28 27 28 27 28 27 28 27 28 28 28 28 28 28 28 28 28 28 28 28 28	30 30 28 28 26 27 28 26 27 28 28 27 28 28 27 28 27 28 28 27 28 28 28 28 28 28 28 28 28 28 28 28 28	30 30 28 28 26 27 28 27 28 27 28 27 28 27 28 27 28 27 28 28 29 20 20 20 20 20 20 20 20 20 20 20 20 20	30 30 28 28 26 27 28 28 29 20 20 20 20 20 20 20 20 20 20 20 20 20	31 30 28 28 27 26 27 27 27 27 27 27 27 27 27 27 27 27 27						30 30 30 31 30 30 30 30 30 30 30 30 30 30 30 30 30	30 30 31 32 32 33 34 34 35 35 35 35 35	WW 0X0 13 14 16 17 17 18 19 10 10 10 10 10 10 10 10 10 10 10 10 10	30 29 30 30 30 30 30 30 30 30 30 30 30 30 30	RW 0X0 10 10 10 10 10 10 10 10 10 10 10 10 10	30 30 30 30 31 31 30 30 30 30 30 30 30 30 30 30 30 30 30	30 30 30 30 30 30 30 30 30 30 30 30 30 3	W W 0X0 10 10 10 10 10 10 10 10 10 10 10 10 10	RW 0x0 10 11 12 23 23 28 28 29 20 12 11 11 12 20 13 14 15 20	MW WW 000 10 10 10 10 10 10 10 10 10 10 10 10	RW 0x0 10 11 12 23 23 28 28 29 29 20 12 11 11 12 20 13 20 14 15 20	MW 0X0 13 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1

		_		*
Bit	Name	Reset	Access	Description
31:16	Reserved	To ensure contions	npatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
15:12	THRESCOARSE	0x0	RW	Threshold Coarse Adjust
	Check VMON section	for programmin	g the thres	shold value. Reset with SYSEXTENDEDRESETn.
11:8	THRESFINE	0x0	RW	Threshold Fine Adjust
	Check VMON section	for programmin	g the thres	shold value. Reset with SYSEXTENDEDRESETn.
7:4	Reserved	To ensure contions	npatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
3	FALLWU	0	RW	Fall Wakeup
	When set, a wakeup t	from EM4H will t	ake place	upon a falling edge. Reset with SYSEXTENDEDRESETn.
2	RISEWU	0	RW	Rise Wakeup
	When set, a wakeup t	from EM4H will t	ake place	upon a rising edge. Reset with SYSEXTENDEDRESETn.
1	Reserved	To ensure contions	npatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
0	EN	0	RW	Enable
	Set this bit to enable t	he ALTAVDD VI	MON. Rese	et with SYSEXTENDEDRESETn.

10.5.27 EMU_VMONDVDDCTRL - VMON DVDD Channel Control

Offset															Ві	it Po	siti	on														
0x098	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	5	4	က	2	_	0
Reset				•	•		•		•				•	•		•		Š) X				000			•	•	•	0	0		0
Access																		2	≩ Y				∑						§ M	W.		₩ N
Name																		HOUSE CONTRACT	I HKESCOAKSE				THRESFINE						FALLWU	RISEWU		EN

Bit	Name	Reset	Access	Description
DIL	Name	Reset	Access	Description
31:16	Reserved	To ensure cor tions	npatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
15:12	THRESCOARSE	0x0	RW	Threshold Coarse Adjust
	Check VMON section	n for programmir	ng the thres	shold value. Reset with SYSEXTENDEDRESETn.
11:8	THRESFINE	0x0	RW	Threshold Fine Adjust
	Check VMON section	n for programmir	ng the thres	shold value. Reset with SYSEXTENDEDRESETn.
7:4	Reserved	To ensure cor tions	npatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
3	FALLWU	0	RW	Fall Wakeup
	When set, a wakeup	from EM4H will	take place	upon a falling edge. Reset with SYSEXTENDEDRESETn.
2	RISEWU	0	RW	Rise Wakeup
	When set, a wakeup	from EM4H will	take place	upon a rising edge. Reset with SYSEXTENDEDRESETn.
1	Reserved	To ensure cor tions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
0	EN	0	RW	Enable
	Set this bit to enable	the DVDD VMO	N. Reset w	vith SYSEXTENDEDRESETn.

10.5.28 EMU_VMONIO0CTRL - VMON IOVDD0 Channel Control

Offset	Bit Po	osition
0x09C	33 30 30 30 30 30 30 30 30 30 30 30 30 3	2 4 5 1 7 1 7 1 7 1 7 1 7 1 7 1 7 1 7 1 7 1
Reset		000000000000000000000000000000000000000
Access		% % % %
Name		THRESCOARSE THRESFINE RETDIS FALLWU RISEWU EN

Bit	Name	Reset	Access	Description
31:16	Reserved	To ensure contions	npatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
15:12	THRESCOARSE	0x0	RW	Threshold Coarse Adjust
	Check VMON section	for programmin	g the thres	shold value. Reset with SYSEXTENDEDRESETn.
11:8	THRESFINE	0x0	RW	Threshold Fine Adjust
	Check VMON section	for programmin	g the thres	shold value. Reset with SYSEXTENDEDRESETn.
7:5	Reserved	To ensure contions	npatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
4	RETDIS	0	RW	EM4 IO0 Retention Disable
	When set, the IO0 ReDEDRESETn.	tention will be d	isabled wh	en this IO0 voltage drops below the threshold set. Reset with SYSEXTEN-
3	FALLWU	0	RW	Fall Wakeup
	When set, a wakeup	from EM4H will t	ake place	upon a falling edge. Reset with SYSEXTENDEDRESETn.
2	RISEWU	0	RW	Rise Wakeup
	When set, a wakeup	from EM4H will t	ake place	upon a rising edge. Reset with SYSEXTENDEDRESETn.
1	Reserved	To ensure contions	npatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
0	EN	0	RW	Enable
	Set this bit to enable	the IO0 VMON.	Reset with	SYSEXTENDEDRESETn.

10.5.29 EMU_RAM1CTRL - Memory Control Register

Offset															Bi	t Po	sitic	on														
0x0B4	31	30	29	28	27	26	25	24	23	22	21	20	19	9	17	16	15	14	13	12	7	10	တ	8	7	9	5	4	က	2	_	0
Reset													•							•											•	0x0
Access																																Z.
Name																																RAMPOWERDOWN
Bit	Na	me					Re	set			Ac	ces	s I	Des	crip	tion																
31:1	Re	serv	red				To tio		ure	com	pati	bility	/ wit	th fu	ture	dev	ices	, alv	vays	s wr	ite b	its t	0 0.	Mor	e in	forn	natio	n in	1.2	Col	nver	7-
0.0	D.4	MD	O\4/E	- D D	Ω ΙΑ	/N I	0.7	`			D\A	,			14 D	11	4	D		. ما م												

BIT	Name	Reset	Access	Description
31:1	Reserved	To ensure comp tions	patibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
0:0	RAMPOWERDOWN	0x0	RW	RAM1 Blockset Power-down
	RAM blockset power-	down in EM23 wi	th full acc	ess in EM01.
	Value	Mode		Description
	0	NONE		None of the RAM blocks powered down
	1	BLK		Power down RAM block (address range 0x20004000-0x20007FFC)

10.5.30 EMU_RAM2CTRL - Memory Control Register

Offset															Ві	it Po	siti	on														
0x0B8	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	∞	7	9	5	4	က	2	_	0
Reset			•		•		•							•	•		•		•	•			•		•	•	•	•	•		•	0x0
Access																																RW W
Name																																RAMPOWERDOWN

Name	Reset	Access	Description
Reserved	To ensure con tions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
RAMPOWERDOWN	0x0	RW	RAM2 Blockset Power-down
RAM blockset power-	down in EM23 w	vith full acc	ess in EM01.
Mode	Value		Description
NONE	0x00		None of the RAM blocks powered down
BLK	0x1		Power down RAM blocks 0-3 (address range 0x20040000-0x200407FF)
	RAMPOWERDOWN RAM blockset power-off Mode NONE	Reserved To ensure contions RAMPOWERDOWN 0x0 RAM blockset power-down in EM23 w Mode Value NONE 0x00	Reserved To ensure compatibility wations RAMPOWERDOWN 0x0 RW RAM blockset power-down in EM23 with full accompany to the second of the second

10.5.31 EMU_DCDCLPEM01CFG - Configuration Bits for Low Power Mode to Be Applied During EM01, This Field is Only Relevant If LP Mode is Used in EM01

Offset															В	it Po	siti	on														
0x0EC	31	30	29	28	27	26	25	24	23	22	7	20	19	18	17	16	15	4	13	12	=	10	6	8	7	9	5	4	က	2	_	0
Reset																•			o X	•			6	CX3								
Access																		i	≷				á	≩								
Name																			LPCMPHYSSELEM01					LPCIMPBIASEMU1								

Bit	Name	Reset	Access	Description
31:16	Reserved	To ensure con tions	npatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
15:12	LPCMPHYSSE- LEM01	0x0	RW	LP Mode Hysteresis Selection for EM01
	LP mode hysteresis functions for configur		output is 4	*(1+LPATT)*LPCMPHYSSEL*3.13mV. Customers should use the emlib
11:10	Reserved	To ensure con tions	npatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
9:8	LPCMPBIASEM01	0x3	RW	LP Mode Comparator Bias Selection for EM01
	Reserved for internal	use. Do not cha	nge.	
	Value	Mode		Description
	0	BIAS0		Maximum load current less than 75uA.
	1	BIAS1		Maximum load current less than 500uA.
	2	BIAS2		Maximum load current less than 2.5mA.
	3	BIAS3		Maximum load current less than 10mA.
7:0	Reserved	To ensure con tions	npatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-

10.5.32 EMU_EM23PERNORETAINCMD - Clears Corresponding Bits in EM23PERNORETAINSTATUS Unlocking Access to Peripheral

Offset															Bi	t Po	siti	on														
0x100	31	39	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	ω	7	9	5	4	က	2	_	0
Reset		•			•			•						•	•		0		0	0	0	0	0	0	0		0		•	0	0	0
Access																	M		W1	W1	M1	W1	M1	W1	W1		W1			W1	W1	M1
Name																	LEUART0UNLOCK		LESENSE0UNLOCK	WDOG1UNLOCK	WDOG0UNLOCK	LETIMER0UNLOCK	ADCOUNLOCK	IDAC0UNLOCK	DACOUNLOCK		I2C0UNLOCK			PCNT0UNLOCK	ACMP1UNLOCK	ACMPOUNLOCK

Bit	Name	Reset	Access	Description
31:16	Reserved	To ensure con tions	npatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
15	LEUART0UNLOCK	0	W1	Clears Status Bit of LEUART0 and Unlocks Access to It
	clears status bit of LE	UART0 and unlo	ocks acces	es to it
14	Reserved	To ensure con tions	npatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
13	LESENSE0UNLOCK	0	W1	Clears Status Bit of LESENSE0 and Unlocks Access to It
	clears status bit of LE	SENSE0 and ur	nlocks acce	ess to it
12	WDOG1UNLOCK	0	W1	Clears Status Bit of WDOG1 and Unlocks Access to It
	clears status bit of WI	OOG1 and unloc	ks access	to it
11	WDOG0UNLOCK	0	W1	Clears Status Bit of WDOG0 and Unlocks Access to It
	clears status bit of WI	OOG0 and unloc	ks access	to it
10	LETIMEROUNLOCK	0	W1	Clears Status Bit of LETIMER0 and Unlocks Access to It
	clears status bit of LE	TIMER0 and un	locks acce	ess to it
9	ADC0UNLOCK	0	W1	Clears Status Bit of ADC0 and Unlocks Access to It
	clears status bit of AD	C0 and unlocks	access to	it
8	IDAC0UNLOCK	0	W1	Clears Status Bit of IDAC0 and Unlocks Access to It
	clears status bit of IDA	AC0 and unlocks	s access to	o it
7	DAC0UNLOCK	0	W1	Clears Status Bit of DAC0 and Unlocks Access to It
	clears status bit of DA	C0 and unlocks	access to	it
6	Reserved	To ensure con tions	npatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
5	I2C0UNLOCK	0	W1	Clears Status Bit of I2C0 and Unlocks Access to It
	clears status bit of I2C	0 and unlocks	access to it	t
4:3	Reserved	To ensure con tions	npatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
2	PCNT0UNLOCK	0	W1	Clears Status Bit of PCNT0 and Unlocks Access to It
	clears status bit of PC	NT0 and unlock	s access t	o it

Bit	Name	Reset	Access	Description
1	ACMP1UNLOCK	0	W1	Clears Status Bit of ACMP1 and Unlocks Access to It
	clears status bit of AC	CMP1 and unloc	ks access t	o it
0	ACMP0UNLOCK	0	W1	Clears Status Bit of ACMP0 and Unlocks Access to It
	clears status bit of AC	CMP0 and unloc	ks access t	o it

10.5.33 EMU_EM23PERNORETAINSTATUS - Status Indicating If Peripherals Were Powered Down in EM23, Subsequently Locking Access to It

Offset															Ві	t Po	siti	on														
0x104	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	=	10	6	ω	7	9	5	4	က	2	_	0
Reset															•		0		0	0	0	0	0	0	0		0		•	0	0	0
Access																	2		2	2	2	2	2	2	2		2			22	22	2
Name																	LEUART0LOCKED		LESENSE0LOCKED	WDOG1LOCKED	WDOG0LOCKED	LETIMER0LOCKED	ADC0LOCKED	IDACOLOCKED	DACOLOCKED		12C0LOCKED			PCNT0LOCKED	ACMP1LOCKED	ACMP0LOCKED

				LESE WDO WDO WDO IZCOI IZCOI IZCOI ACMI
Bit	Name	Reset	Access	Description
31:16	Reserved	To ensure contions	mpatibility (with future devices, always write bits to 0. More information in 1.2 Conven-
15	LEUART0LOCKED	0	R	Indicates If LEUART0 Powered Down During EM23
	Indicates if LEUART0 NORETAINCMD	powered down	during EM	I23. Access to this peripheral locked until this bit cleared using EM23PER-
14	Reserved	To ensure contions	mpatibility (with future devices, always write bits to 0. More information in 1.2 Conven-
13	LESENSE0LOCKED	0	R	Indicates If LESENSE0 Powered Down During EM23
	Indicates if LESENSE NORETAINCMD	0 powered dow	n during E	M23. Access to this peripheral locked until this bit cleared using EM23PER-
12	WDOG1LOCKED	0	R	Indicates If WDOG1 Powered Down During EM23
	Indicates if WDOG1 p	oowered down d	luring EM2	3. Access to this peripheral locked until this bit cleared using EM23PER-
11	WDOG0LOCKED	0	R	Indicates If WDOG0 Powered Down During EM23
	Indicates if WDOG0 p	oowered down d	luring EM2	3. Access to this peripheral locked until this bit cleared using EM23PER-
10	LETIMER0LOCKED	0	R	Indicates If LETIMER0 Powered Down During EM23
	Indicates if LETIMER NORETAINCMD	0 powered dow	n during EN	M23. Access to this peripheral locked until this bit cleared using EM23PER-
9	ADC0LOCKED	0	R	Indicates If ADC0 Powered Down During EM23
	Indicates if ADC0 pov ETAINCMD	vered down dur	ing EM23.	Access to this peripheral locked until this bit cleared using EM23PERNOR-
8	IDAC0LOCKED	0	R	Indicates If IDAC0 Powered Down During EM23
	Indicates if IDAC0 por ETAINCMD	wered down du	ring EM23.	Access to this peripheral locked until this bit cleared using EM23PERNOR-
7	DAC0LOCKED	0	R	Indicates If DAC0 Powered Down During EM23
	Indicates if DAC0 pov ETAINCMD	vered down dur	ing EM23.	Access to this peripheral locked until this bit cleared using EM23PERNOR-
6	Reserved	To ensure contions	mpatibility (with future devices, always write bits to 0. More information in 1.2 Conven-

Bit	Name	Reset	Access	Description
5	I2C0LOCKED	0	R	Indicates If I2C0 Powered Down During EM23
	Indicates if I2C0 pow TAINCMD	ered down dur	ing EM23. A	ccess to this peripheral locked until this bit cleared using EM23PERNORE-
4:3	Reserved	To ensure c	ompatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
2	PCNT0LOCKED	0	R	Indicates If PCNT0 Powered Down During EM23
	Indicates if PCNT0 p NORETAINCMD	owered down	during EM23.	Access to this peripheral locked until this bit cleared using EM23PER-
1	ACMP1LOCKED	0	R	Indicates If ACMP1 Powered Down During EM23
	Indicates if ACMP1 p	oowered down	during EM23	. Access to this peripheral locked until this bit cleared using EM23PER-
0	ACMP0LOCKED	0	R	Indicates If ACMP0 Powered Down During EM23
	Indicates if ACMP0 p NORETAINCMD	oowered down	during EM23	. Access to this peripheral locked until this bit cleared using EM23PER-

10.5.34 EMU_EM23PERNORETAINCTRL - When Set Corresponding Peripherals May Get Powered Down in EM23


Offset															Bi	t Pc	siti	on														
0x108	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	7	10	6	∞	7	9	5	4	3	2	_	0
Reset			•								•		•		•	•	0		0	0	0	0	0	0	0		0			0	0	0
Access																	₩ M		₹	₽	₽	₽	₽	₩	₽		₩ M			₽	₹	RW W
Name																	LEUART0DIS		LESENSE0DIS	WDOG1DIS	WDOGODIS	LETIMER0DIS	ADC0DIS	IDACODIS	VDAC0DIS		I2C0DIS			PCNT0DIS	ACMP1DIS	ACMPODIS

Bit	Name	Reset	Access	Description
31:16	Reserved	To ensure contions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
15	LEUART0DIS	0	RW	Allow Power Down of LEUART0 During EM23
	Allow power down	of LEUART0 durin	g EM23	
14	Reserved	To ensure contions	npatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
13	LESENSE0DIS	0	RW	Allow Power Down of LESENSE0 During EM23
	Allow power down	of LESENSE0 duri	ing EM23	
12	WDOG1DIS	0	RW	Allow Power Down of WDOG1 During EM23
	Allow power down	of WDOG1 during	EM23	
11	WDOG0DIS	0	RW	Allow Power Down of WDOG0 During EM23
	Allow power down	of WDOG0 during	EM23	
10	LETIMER0DIS	0	RW	Allow Power Down of LETIMER0 During EM23
	Allow power down	of LETIMER0 durin	ng EM23	
9	ADC0DIS	0	RW	Allow Power Down of ADC0 During EM23
	Allow power down	of ADC0 during EN	Л23	
8	IDAC0DIS	0	RW	Allow Power Down of IDAC0 During EM23
	Allow power down	of IDAC0 during E	M23	
7	VDAC0DIS	0	RW	Allow Power Down of DAC0 During EM23
	Allow power down	of DAC0 during EN	Л23	
6	Reserved	To ensure contions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
5	I2C0DIS	0	RW	Allow Power Down of I2C0 During EM23
	Allow power down	of I2C0 during EM	23	
4:3	Reserved	To ensure contions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
2	PCNT0DIS	0	RW	Allow Power Down of PCNT0 During EM23
	Allow power down	of PCNT0 during E	EM23	

Bit	Name	Reset	Access	Description
1	ACMP1DIS	0	RW	Allow Power Down of ACMP1 During EM23
	Allow power down of	ACMP1 during I	EM23	
0	ACMP0DIS	0	RW	Allow Power Down of ACMP0 During EM23
	Allow power down of	ACMP0 during I	EM23	

11. CMU - Clock Management Unit





Quick Facts

What?

The CMU controls oscillators and clocks. EFR32 supports 6 different oscillators with minimized power consumption and short start-up time. The CMU has HW support for calibration of RC oscillators.

Why?

Oscillators and clocks contribute significantly to the power consumption of an MCU. Low power oscillators combined with a flexible clock control scheme make it possible to minimize the energy consumption in any given application.

How?

The CMU can configure different clock sources, enable/disable clocks to peripherals on an individual basis and set the prescaler for the different clocks. The short oscillator start-up times makes duty-cycling between active mode and the different low energy modes (EM2 Deep Sleep, EM3 Stop, and EM4 Hibernate/Shutoff) very efficient. The calibration feature ensures high accuracy RC oscillators. Several interrupts are available to avoid CPU polling of flags.

11.1 Introduction

The Clock Management Unit (CMU) is responsible for controlling the oscillators and clocks in the EFR32. The CMU provides the capability to turn on and off the clock on an individual basis to all peripheral modules in addition to enable/disable and configure the available oscillators. The high degree of flexibility enables software to minimize energy consumption in any specific application by not wasting power on peripherals and oscillators that do not need to be active.

11.2 Features

- · Multiple clock sources available:
 - 38 MHz 40 MHz High Frequency Crystal Oscillator (HFXO)
 - 1 MHz 38 MHz High Frequency RC Oscillator (HFRCO)
 - 1 MHz 38 MHz Auxiliary High Frequency RC Oscillator (AUXHFRCO)
 - 32768 Hz Low Frequency Crystal Oscillator (LFXO)
 - 32768 Hz Low Frequency RC Oscillator (LFRCO)
 - 1000 Hz Ultra Low Frequency RC Oscillator (ULFRCO)
- · All oscillator sources are low power.
- · Fast start-up times.
- Separate prescalers for High Frequency Core Clocks (HFCORECLK), Radio Clocks (HFRADIOCLK), and Peripheral Clocks (HFPERCLK).
- Individual clock prescaler selection for each Low Energy Peripheral.
- · Clock gating on an individual basis to core modules and all peripherals.
- Selectable clock output to external pins and/or PRS.
- Wakeup interrupt for LFRCO or LFXO ready allows entry into EM2 Deep Sleep while waiting for low-frequency oscillator startup.
 This avoids the need for software polling and saves power during oscillator startup.
- Auxiliary 1 MHz 38 MHz RC oscillator (AUXHFRCO), which is asynchronous to the HFSRCCLK system clock, can be selected for ADC operation, LESENSE timing and debug trace.

11.3 Functional Description

An overview of the high frequency portion of the CMU is shown in Figure 11.1 CMU Overview - High Frequency Portion on page 281. An overview of the low frequency portion is shown in Figure 11.2 CMU Overview - Low Frequency Portion on page 282. These figures show the CMU for the largest device in the EFR32 family. Refer to the Configuration Summary in the device data sheet to see which core, radio, and peripheral modules, and therefore clock connections, are present in a specific device.




Figure 11.1. CMU Overview - High Frequency Portion




Figure 11.2. CMU Overview - Low Frequency Portion

11.3.1 System Clocks

11.3.1.1 HFCLK - High Frequency Clock

HFSRCCLK is the selected High Frequency Source Clock. HFCLK is an optionally prescaled version of HFSRCCLK. The HFSRCCLK, and therefore HFCLK, can be driven by a high-frequency oscillator, such as HFRCO or HFXO, or one of the low-frequency oscillators (LFRCO or LFXO). Additionally, HFSRCCLK can also be driven from a pin (CLKINO) described in 11.3.6 Clock Input From a Pin. By default the HFRCO is selected. In most applications, one of the high frequency oscillators will be the preferred choice. To change the selected clock source, write to the HF bitfield in CMU_HFCLKSEL. The high frequency clock source can also be changed automatically by hardware as explained in 11.3.2.4.1 Automatic HFXO Start. The currently selected source for HFSRCCLK and HFCLK can be read from CMU_HFCLKSTATUS. The HFSRCCLK is running in EM0 Active and EM1 Sleep and is automatically stopped in EM2 Deep Sleep. During Voltage Scaling (see 10.3.9 Voltage Scaling), if a fixed frequency oscillator source (i.e. HFXO or CLKINO) exceeds the maximum system frequency supported, it must be disabled or not selected. Likewise, an adjustable oscillator source (i.e. HFRCO or AUXHFRCO) must be configured to not exceed the maximum system frequency supported before voltage scaling is applied.

Note: If a low frequency clock (i.e. LFRCO or LFXO) is selected as source clock for HFSRCCLK via the HF bitfield in CMU_HFCLKSEL, then no register reads should be performed from Low Energy Peripherals for registers which can change value every clock cycle (e.g., a counter register). In addition to the peripherals on LFACLK, LFBCLK and LFECLK, this restriction applies in general to any low frequency peripheral, which is not directly or indirectly clocked from HFSRCCLK (e.g., WDOGn).

HFCLK can optionally be prescaled by setting PRESC in CMU_HFPRESC to a non-zero value. This prescales HFCLK to all high frequency components and is typically used to save energy in applications where the system is not required to run at the highest frequency. The prescaler setting can be changed dynamically and the new setting takes effect immediately. HFCLK is used by the CMU and drives the prescalers that generate HFCORECLK, HFRADIOCLK and HFPERCLK allowing for flexible clock prescaling. The HFBUSCLK, used in for example the bus and memory system, is equal to HFCLK.

The HFXO clock is fed directly to the Radio Transceiver. The clock received by the Radio Transceiver is therefore not affected by the selected clock source for HFSRCCLK nor by any clock prescaler.

11.3.1.2 HFCORECLK - High Frequency Core Clock

HFCORECLK is a prescaled version of HFCLK. This clock drives the Core Modules, which consists of the CPU and modules that are tightly coupled to the CPU (e.g., the cache). The prescale factor for prescaling HFCLK into HFCORECLK is set using the CMU_HFCOREPRESC register. The setting can be changed dynamically and the new setting takes effect immediately.

Note: If HFPERCLK or HFRADIOCLK runs faster than HFCORECLK, the number of clock cycles for each bus-access to (radio) peripheral modules will increase with the ratio between the clocks. Refer to 4.2.5 Bus Matrix for more details.

11.3.1.3 HFBUSCLK - High Frequency Bus Clock

HFBUSCLK is equal to HFCLK. This clock drives the Bus and Memory System. HFBUSCLK is also used to drive the bus interface to the Low Energy Peripherals as described further in 11.3.1.7 LFACLK - Low Frequency a Clock, 11.3.1.8 LFBCLK - Low Frequency B Clock and 11.3.1.9 LFECLK - Low Frequency E Clock. Some of the modules that are driven by this clock can be clock gated completely when not in use. This is done by clearing the clock enable bit for the specific module in CMU_HFBUSCLKEN0. The frequency of HFBUSCLK is equal to the frequency of HFCLK and can therefore only be prescaled by using the PRESC bitfield in CMU_HFPRESC.

11.3.1.4 HFPERCLK - High Frequency Peripheral Clock

Like HFCORECLK, HFPERCLK is a prescaled version of HFCLK. This clock drives the High-Frequency Peripherals. All the peripherals that are driven by this clock can be clock gated individually when not in use. This is done by clearing the clock enable bit for the specific peripheral in CMU_HFPERCLKEN0. All high frequency peripheral clocks can be universally and simultaneously gated by clearing the HFPERCLKEN bit in the CMU_CTRL register. The prescale factor for prescaling HFCLK into HFPERCLK is set using the CMU_HFPERPRESC register. The setting can be changed dynamically and the new setting takes effect immediately.

Note: If HFPERCLK runs faster than HFCORECLK, the number of clock cycles for each bus-access to peripheral modules will increase with the ratio between the clocks. For example, if a bus-access normally takes three cycles, it will take 9 cycles of HFCORECLK if HFPERCLK runs three times as fast as HFCORECLK.

11.3.1.5 HFRADIOCLK - High Frequency Radio Clock

HFRADIOCLK is a prescaled version of HFCLK which drives the High-Frequency Radio Peripherals. All the radio peripherals that are driven by this clock can be clock gated completely when not in use. This is done by clearing the clock enable bit for the specific peripheral in CMU_HFRADIOCLKENO. The radio peripherals can also be gated simultaneously by clearing the HFRADIOCLKEN bit in the CMU_CTRL register. The prescale factor for prescaling HFCLK into HFRADIOCLK is set using the CMU_HFRADIOPRESC register. The setting can be changed dynamically and the new setting takes effect immediately.

Note: If HFRADIOCLK runs faster than HFCORECLK, the number of clock cycles for each bus-access to radio peripheral modules will increase with the ratio between the clocks. E.g. if a bus-access normally takes three cycles, it will take 9 cycles if HFRADIOCLK runs three times as fast as the HFCORECLK.

11.3.1.6 ADCnCLK - ADC Core Clock

ADCnCLK is a selectable core clock for ADCn. There are three selectable sources for ADCnCLK: HFSRCCLK, HFXO and AUXHFR-CO. In addition, the ADCnCLK can be disabled, which is the default setting. The selection is configured using the ADCnCLKSEL field in CMU_ADCCTRL. The ADCnCLKINV bit in CMU_ADCCTRL can be used to invert ADCnCLK. The ADCnCLKDIV bitfield in CMU_ADCCTRL can be used to prescale ADCnCLK. The bus interface of ADCn is clocked with HFBUSCLK.

11.3.1.7 LFACLK - Low Frequency a Clock

LFACLK is the selected clock for the Low Energy A Peripherals. There are several selectable sources for LFACLK: LFRCO, LFXO and ULFRCO. In addition, the LFACLK can be disabled, which is the default setting. The selection is configured using the LFA field in CMU LFACLKSEL.

The bus interface to the Low Energy A Peripherals is clocked by HFBUSCLK_{LE} and this clock therefore needs to be enabled when programming a Low Energy (LE) peripheral.

Each Low Energy Peripheral that is clocked by LFACLK has its own prescaler setting and enable bit. The prescaler settings are configured using CMU LFAPRESC0 and the clock enable bits can be found in CMU LFACLKEN0.

When operating in oversampling mode, the pulse counters are clocked by LFACLK. This is configured for each pulse counter (n) individually by setting PCNTnCLKSEL in CMU PCNTCTRL.

11.3.1.8 LFBCLK - Low Frequency B Clock

LFBCLK is the selected clock for the Low Energy B Peripherals. There are several selectable sources for LFBCLK: LFRCO, LFXO, HFCLKLE and ULFRCO. In addition, the LFBCLK can be disabled, which is the default setting. The selection is configured using the LFB field in CMU LFBCLKSEL. The HFCLKLE setting allows the Low Energy B Peripherals to be used as high-frequency peripherals.

The bus interface to the Low Energy B Peripherals is clocked by HFBUSCLK_{LE} and this clock therefore needs to be enabled when programming a LE peripheral.

Note: If HFCLKLE is selected as LFBCLK, the clock will stop in EM2 Deep Sleep and EM3 Stop.

Each Low Energy Peripheral that is clocked by LFBCLK has its own prescaler setting and enable bit. The prescaler settings are configured using CMU_LFBPRESC0 and the clock enable bits can be found in CMU_LFBCLKEN0.

11.3.1.9 LFECLK - Low Frequency E Clock

LFECLK is the selected clock for the Low Energy E Peripherals. There are several selectable sources for LFECLK: LFRCO, LFXO and ULFRCO. In addition, the LFECLK can be disabled, which is the default setting. The selection is configured using the LFE field in CMU_LFECLKSEL.

The bus interface to the Low Energy E Peripherals is clocked by HFBUSCLK_{LE} and this clock therefore needs to be enabled when programming a LE peripheral.

Note: LFECLK is in a different power domain than LFACLK and LFBCLK, which makes it available all the way down to EM4 Hibernate.

Each Low Energy Peripheral that is clocked by LFECLK has its own prescaler setting and enable bit. The prescaler settings are configured using CMU LFEPRESC0 and the clock enable bits can be found in CMU LFECLKEN0.

11.3.1.10 PCNTnCLK - Pulse Counter N Clock

Each available pulse counter is driven by its own clock, PCNTnCLK where n is the pulse counter instance number. Each pulse counter can be configured to use an external pin (PCNTn_S0) or LFACLK as PCNTnCLK.

11.3.1.11 WDOGnCLK - Watchdog Timer Clock

The Watchdog Timer (WDOGn) can be configured to use one of many different clock sources. Refer to CLKSEL field in WDOGn_CTRL for a complete list.

11.3.1.12 CRYOCLK - Cryotimer Clock

The Cryotimer clock can be configured to use one of many different clock sources. Refer to OSCSEL field in CRYOTIMER_CTRL for a complete list. The Cryotimer can also run in EM4 Hibernate/Shutoff provided that its selected clock is kept enabled as configured in EMU EM4CTRL.

11.3.1.13 RFSENSECLK - RFSENSE Clock

The RFSENSE clock can be configured to use one of four different clock sources: LFRCO, LFXO, ULFRCO or the RF Detector Clock. The RFSENSE module can also run in EM4 Hibernate/Shutoff provided that its selected clock is kept enabled as configured in EMU EM4CTRL.

11.3.1.14 AUXCLK - Auxiliary Clock

AUXCLK is a 1 MHz - 38 MHz clock driven by a separate RC oscillator, the AUXHFRCO. This clock can be used for ADC operation, LESENSE operation and Serial Wire Output (SWO). When the AUXHFRCO is selected as the ADCn clock via the ADCnCLKSEL bit-field in the CMU_ADCCTRL register, or if needed by LESENSE, this clock will become active automatically when needed. Even if the AUXHFRCO has not been enabled explicitly by software, the ADC or LESENSE can automatically start and stop it. The AUXHFRCO is explicitly enabled by writing a 1 to AUXHFRCOEN in CMU_OSCENCMD. This explicit enabling is required when selecting the AUXCLK for SWO operation.

11.3.1.15 Debug Trace Clock

The CMU selects the clock used for debug trace via the DBGCLKSEL register. The user can useAUXHFRCO or the HFCLK. The selected debug trace clock will be used to run the Cortex-M4 trace logic.

Note: When using AUXHFRCO as the debug trace clock, it must be stopped before entering EM2 or EM3.

11.3.2 Oscillators

11.3.2.1 Enabling and Disabling

The different oscillators can typically be enabled and disabled via both hardware and software mechanisms. Enabling via software is done by setting the corresponding enable bit in the CMU_OSCENCMD register. Disabling via software is done by setting the corresponding disable bit in CMU_OSCENCMD. Enabling via hardware can be performed by various peripherals and varies per oscillator. Disabling via hardware is typically performed on entry of low energy modes. The enable and disable mechanisms for each of the oscillators are summarized in Table 11.1 Software Based and Hardware Based Enabling and Disabling of Oscillators on page 286 and described in more detail below.

Table 11.1. Software Based and Hardware Based Enabling and Disabling of Oscillators

Oscillator	SW Enable	SW Disable	HW Enable	HW Disable
ULFRCO	-	-	Enabled when in EM0/EM1/EM2/EM3/ EM4H.	EM4S entry depending on configuration in EMU_EM4CTRL.
LFRCO	Via LFRCOEN in CMU_OSCENCMD.	Via LFRCODIS in CMU_OSCENCMD.	Via WDOGn if it is configured to use LFRCO as its clock source via the CLKSEL bitfield in WDOGn_CTRL while SWOSCBLOCK is set.	EM3 entry. EM4 entry depending on configuration in EMU_EM4CTRL.
LFXO	Via LFXOEN in CMU_OSCENCMD.	Via LFXODIS in CMU_OSCENCMD.	Via WDOGn if it is configured to use LFXO as its clock source via the CLKSEL bitfield in WDOGn_CTRL while SWOSCBLOCK is set.	EM3 entry. EM4 entry depending on configuration in EMU_EM4CTRL.
HFRCO	Via HFRCOEN in CMU_OSCENCMD.	Via HFRCODIS in CMU_OSCENCMD.	Reset exit. EM2/EM3 exit. Automatic control by LEUART RX/TX DMA wake-up as configured in LEUARTn_CTRL.	EM2/EM3/EM4 entry. Automatic control by LEUART RX/TX DMA wake-up as configured in LEUARTn_CTRL. Automatic start and selection of HFXO causes HFRCO disable.
AUXHFRCO	Via AUXHFRCOEN in CMU_OSCENCMD.	Via AUXHFRCODIS in CMU_OSCENCMD.	Automatic control by ADC and LESENSE.	EM2/EM3/EM4 entry. Automatic control by ADC and LESENSE even in EM2/EM3.
HFXO	Via HFXOEN in CMU_OSCENCMD.	Via HFXODIS in CMU_OSCENCMD.	Automatic start by Radio Controller (RAC) or EM0/EM1 entry as con- figured in CMU_HFXOCTRL.	EM2/EM3/EM4 entry.

11.3.2.1.1 LFRCO and LFXO

The LFXO and LFRCO can be enabled and disabled by software via the CMU_OSCENCMD register. WDOGn can be configured to force the LFXO or LFRCO to become (and remain) enabled when such an oscillator is selected as its clock source via the CLKSEL bitfield in the WDOGn_CTRL register while SWOSCBLOCK is set. In that case LFXODIS and LFRCODIS commands are blocked. They are automatically disabled when entering EM3. Upon EM4 entry they are default turned off, but they can optionally be retained depending on the EMU_EM4CTRL configuration. Retaining of the LFXO or LFRCO in EM4 is needed if such an oscillator is required by a specific peripheral in EM4. Retaining can also be used to guarantee quick oscillator availability after EM4 exit.

The oscillators should never be retained in case they are off before entering EM4. The following are the valid ways of using the LFXO/LFRCO retention mechanism:

- Turn on LFXO/LFRCO always (even in EM4):
 - 1. POR
 - 2. Enable LFXO/LFRCO
 - 3. Enable RETAINLFXO/RETAINLFRCO
 - 4. EM4 entry
 - 5. LFXO/LFRCO are retained and remain running in EM4
 - 6. EM4 wakeup
 - 7. Enable LFXO/LFRCO
 - 8. Set EM4UNLATCH in EMU CMD
- Turn off LFXO/LFRCO in EM4:
 - 1. POR
 - 2. Disable RETAINLFXO/RETAINLFRCO (default)
 - 3. Enable LFXO/LFRCO
 - 4. EM4 entry
 - 5. LFXO/LFRCO are off in EM4
 - 6. EM4 wakeup
 - 7. Enable LFXO/LFRCO
 - 8. Set EM4UNLATCH in EMU CMD
- · Turn on LFXO/LFRCO after EM4 exit:
 - 1. POR
 - 2. Disable RETAINLFXO/RETAINLFRCO (default)
 - 3. Enable LFXO/LFRCO
 - 4. EM4 entry
 - 5. LFXO/LFRCO are off in EM4
 - 6. EM4 wakeup
 - 7. Enable LFXO/LFRCO
 - 8. Set EM4UNLATCH in EMU CMD
 - 9. Enable RETAINLFXO/RETAINLFRCO

In summary RETAINLFXO/RETAINLFRCO should either be changed once after POR and kept static, or they can be changed on-the-fly only after asserting EM4UNLATCH.

Note:

- In order to support usage of LFRCO and LFXO in EM4, their settings are automatically latched upon EM4 entry. These settings remain latched upon wake-up from EM4 to EM0 although the related registers (CMU_LFRCOCTRL, CMU_LFXOCTRL, CMU_LFECLKSEL, CMU_LFECLKEN0 and CMU_LEEPRESC0) will have been reset. The registers can be rewritten by software, but they will only affect the LFRCO and LFXO after unlatching their settings by setting EM4UNLATCH in the EMU_CMD register.
- Turning off the LFRCO and LFXO upon EM4 Hibernate/Shutoff entry is most easily done by using the RETAINLFRCO and RETAINLFXO bitfields from the EMU_EM4CTRL register, which are default such that the LFRCO and LFXO are turned off automatically upon EM4 Hibernate/Shutoff entry. Alternatively the LFRCO and LFXO can be disabled via the CMU_OSCENCMD register, in which case software should wait for the oscillators to be properly disabled before executing the EM4 Hibernate/Shutoff entry routine.

After enabling the LFRCO (or LFXO), it should not be disabled before it has been signaled to be ready. Similarly, after disabling the LFRCO (or LFXO), it should not be re-enabled before it has been signaled to be non-ready. Before entering EM4, software should check that the LFRCO (or LFXO) is signaled to be ready before allowing or initiating the EM4 entry if that oscillator is required in EM4. Also, to guarantee latching the latest settings, no control write should be ongoing upon EM4 entry as can be checked via the CMU SYNCBUSY register. Typical enable and disable sequences are as follows:

```
CMU->OSCENCMD = CMU_OSCENCMD_LFRCOEN;
while ((CMU->STATUS & CMU_STATUS_LFRCORDY) != CMU_STATUS_LFRCORDY);

CMU->OSCENCMD = CMU_OSCENCMD_LFRCODIS;
while ((CMU->STATUS & CMU_STATUS_LFRCORDY) == CMU_STATUS_LFRCORDY);
```

When the LFXO is disabled, the interface to the LFXTAL_N and LFXTAL_P pins are set in a high-Z state. The XTAL oscillations will not stop immediately when LFXO is disabled, but typically die out gradually over some 100 ms. If the LFXO is enabled before XTAL oscillations have had time to reach zero amplitude, startup time can be significantly shorter.

Note: The LFRCORDY and LFXORDY interrupts can be used to wake up the system from EM2 Deep Sleep. In this way busy waiting for the LFRCO or LFXO to become ready can be avoided by going into EM2 after enabling these oscillators and sleeping until the interrupt causes a wakeup.

11.3.2.1.2 ULFRCO

The ULFRCO is automatically enabled in EM0, EM1, EM2, EM3, and EM4H and cannot be controlled via CMU_OSCENCMD. It is automatically disabled upon entering EM4S unless prevented by the configuration in EMU_EM4CTRL.

11.3.2.1.3 HFRCO

The HFRCO can be enabled and disabled by software via the CMU_OSCENCMD register. The HFRCO is disabled automatically when entering EM2, EM3, or EM4. Further hardware based enabling and disabling can be performed by the LEUART when using automatic RX/TX DMA wakeup as controlled by the RXDMAWU and TXDMAWU bits in the LEUARTn_CTRL register. An automatic start and selection of the HFXO will lead to an automatic HFRCO disabling.

The supported HFRCO frequency range is from 1 MHz to 38 MHz. The default HFRCO frequency is 19 MHz

11.3.2.1.4 HFXO

The HFXO can be enabled and disabled by software via the CMU_OSCENCMD register. The HFXO is disabled automatically when entering EM2, EM3, or EM4. Hardware based HFXO enabling can be initiated by various peripherals as configured via the AUTOSTARTRDYSELRAC, AUTOSTARTEM0EM1, and AUTOSTARTSELEM0EM1 bits in the CMU_HFXOCTRL register. The interaction between hardware based and software based control of the HFXO is further explained in 11.3.2.4.1 Automatic HFXO Start.

The supported HFXO frequency range is from 38 MHz to 40 MHz.

After enabling the HFXO, it should not be disabled before it has been signaled to be enabled. Similarly, after disabling the HFXO it should not be re-enabled before it has been signaled to be non-enabled. Typical enable and disable sequences are as follows:

```
CMU->OSCENCMD = CMU_OSCENCMD_HFXOEN;
while ((CMU->STATUS & CMU_STATUS_HFXOENS) != CMU_STATUS_HFXOENS);

CMU->OSCENCMD = CMU_OSCENCMD_HFXODIS;
while ((CMU->STATUS & CMU_STATUS_HFXOENS) == CMU_STATUS_HFXOENS);
```

11.3.2.1.5 AUXHFRCO

The AUXHFRCO can be enabled and disabled by software via the CMU_OSCENCMD register. The AUXHFRCO is disabled automatically when entering EM2, EM3, or EM4. Hardware based AUXHFRCO enabling and disabling is however performed by the ADC module when AUXCLK is selected for its operation and by the LESENSE module making it available even when being in EM2/EM3.

The supported AUXHFRCO frequency range is from 1 MHz to 38 MHz. The default AUXHFRCO frequency is 19 MHz

After enabling the AUXHFRCO, it should not be disabled before it has been signaled to be enabled. Similarly, after disabling the AUXHFRCO, it should not be re-enabled before it has been signaled to be non-enabled. Typical enable and disable sequences are as follows:

```
CMU->OSCENCMD = CMU_OSCENCMD_AUXHFRCOEN;
while ((CMU->STATUS & CMU_STATUS_AUXHFRCOENS) != CMU_STATUS_AUXHFRCOENS);

CMU->OSCENCMD = CMU_OSCENCMD_AUXHFRCODIS;
while ((CMU->STATUS & CMU_STATUS_AUXHFRCOENS) == CMU_STATUS_AUXHFRCOENS);
```

Note: When using AUXHFRCO as the debug trace clock (as selected in CMU_DBGCLKSEL), it must be stopped before entering EM2 or EM3.

11.3.2.2 Oscillator Start-up Time and Time-out

The start-up time differs per oscillator and the usage of an oscillator clock can further be delayed by a time-out. The LFRCO, LFXO and the HFXO have a configurable time-out which is set by software in the (various) TIMEOUT bitfields of the CMU_LFRCOCTRL, CMU_LFXOCTRL and CMU_HFXOTIMEOUTCTRL registers respectively. The time-out delays the assertion of the READY signal for LFRCO, LFXO and HFXO and should allow for enough time for the oscillator to stabilize. The time-out can be optimized for the chosen crystal (for LFXO and HFXO) used in the application. In case LFRCO and/or LFXO has been retained throughout EM4 Hibernate/Shutoff, such retained oscillators can be quickly restarted for use as LFACLK, LFBCLK or LFECLK by using the minimum TIMEOUT settings for them. For the other RC oscillators (HFRCO, AUXHFRCO, and ULFRCO), the start-up time is known and a fixed time-out is used.

There are individual bits in the CMU_STATUS register for each oscillator indicating the status of the oscillator:

- · ENABLED Indicates that the oscillator is enabled
- · READY Start-up time including time-out is exceeded

These status bits are located in the CMU STATUS register.

Additionaly, the HFXO has a second time-out counter which can be used to achieve deterministic start-up time based on timing from the LFXO, ULFRCO, or LFRCO. This second counter runs off LFECLK and can be programmed via the LFTIMEOUT bitfield in the CMU_HFXOCTRL register. It can be used when waking up from EM2 when either ULFRCO, LFRCO or LFXO is already running and stable. In this case the HFXO ready assertion can be delayed with the number of LFECLK cycles as programmed in LFTIMEOUT. The HFXO ready signal is asserted when both the TIMEOUT counter (configured via the CMU_HFXOTIMEOUTCTRL register) and the LFTIMEOUT counter (configured via CMU_HFXOCTRL register) have timed out as shown in Figure 11.3 CMU Deterministic HFXO startup using LFTIMEOUT on page 290. The TIMEOUT should cover the actual crystal startup time. Typically the time base used for the TIMEOUT counter is not as accurate as the time base accuracy that can be achieved for the LFTIMEOUT counter, specifically if that one is based on the LFXO timing. If LFTIMEOUT is triggered before TIMEOUT is triggered, then the LFTIMEOUTERR bitfield in CMU_IF will be set to 1. Note that use of LFTIMEOUT requires that the peripheral causing the wake-up is on the LFECLK domain. The intended use scenario is for example to wake up from EM2 by the RTCC triggering RAC wake-up via the PRS, which in turn can wake up the entire system. The RAC wake-up causes an automatic start of the HFXO in case the AUTOSTARTRDYSELRAC bit in CMU_HFXOCTRL is set to 1. Assertion of the HFXO ready signal, and therefore the radio start timing, can then be made deterministic by using LFTIMEOUT.




Figure 11.3. CMU Deterministic HFXO startup using LFTIMEOUT

The startup behavior of the HFXO also depends on how and how long the HFXO is disabled. This can be controlled by configuring the XTI2GND, and XTO2GND bitfields in the CMU_HFXOCTRL register.

11.3.2.3 Switching Clock Source

The HFRCO oscillator is a low energy oscillator with extremely short start-up time. Therefore, this oscillator is always chosen by hardware as the clock source for HFCLK when the device starts up (e.g., after reset and after waking up from EM2 Deep Sleep and EM3 Stop). After reset, the HFRCO frequency is 19 MHz.

Software can switch between the different clock sources at run-time. For example, when the HFRCO is the clock source, software can switch to HFXO by writing the field HF in the CMU_HFCLKSEL command register. See Figure 11.4 CMU Switching from HFRCO to HFXO before HFXO is ready on page 291 for a description of the sequence of events for this specific operation.

Note: Before switching the HFCLKSRC to HFXO via the HF bitfield in CMU_HFCLKSEL it is important to first enable the HFXO. Switching to a disabled oscillator will effectively stop HFSRCCLK and only a reset can recover the system.

When selecting an oscillator which has been enabled, but which is not ready yet, the HFSRCCLK will stop for the duration of the oscillator start-up time since the oscillator driving it is not ready. This effectively stalls the Core Modules and the High-Frequency Peripherals. It is possible to avoid this by first enabling the target oscillator (e.g., HFXO) and then waiting for that oscillator to become ready before switching the clock source. This way, the system continues to run on the HFRCO until the target oscillator (e.g., HFXO) has timed out and provides a reliable clock. This sequence of events is shown in Figure 11.5 CMU Switching from HFRCO to HFXO after HFXO is ready on page 292.

A separate flag is set when the oscillator is ready. This flag can also be configured to generate an interrupt.




Figure 11.4. CMU Switching from HFRCO to HFXO before HFXO is ready




Figure 11.5. CMU Switching from HFRCO to HFXO after HFXO is ready

Switching clock source for LFACLK, LFBCLK, and LFECLK is done by setting the LFA, LFB and LFE bitfields in CMU_LFACLKSEL, CMU_LFBCLKSEL and CMU_LFECLKSEL respectively. To ensure no stalls in the Low Energy Peripherals, the clock source should be ready before switching to it.

Note: To save energy, remember to turn off all oscillators not in use.

11.3.2.4 HFXO Configuration

The High Frequency Crystal Oscillator needs to be configured to ensure safe startup for the given crystal. Refer to the device data sheet and application notes for guidelines in selecting correct components and crystals as well as for configuration trade-offs.

The HFXO crystal is connected to the HFXTAL N/HFXTAL P pins as shown in Figure 11.6 HFXO Pin Connection on page 293




Figure 11.6. HFXO Pin Connection

By default the HFXO is started in crystal mode, but it is possible to connect an active external sine wave or square wave clock source to the HFXTAL_N pin of the HFXO. By configuring the MODE field in CMU_HFXOCTRL to EXTCLK, the HFXO can be bypassed and the source clock can be provided through the HFXTAL_N pin.

Upon enabling the HFXO, a hardware state machine sequentially applies the configurable startup state and steady state control settings from the CMU_HFXOSTARTUPCTRL and CMU_HFXOSTEADYSTATECTRL registers. Configuration is required for both the startup state and the steady state of the HFXO. After reaching the steady operation state of the HFXO, further optimization can optionally be performed to optimize the HFXO for noise and current consumption. Optimization for noise can be performed by an automatic Peak Detection Algorithm (PDA). Optimization for current can be performed by an automatic Shunt Current Optimization algorithm (SCO). HFXO operation is possible without PDA and SCO at the cost of higher noise and current consumption than required. Note that the HFXO circuit supports only crystals in the frequency range from 38-40 MHz, and is therefore only supported at voltage scale level 2. See 10.3.9 Voltage Scaling for more details.

Upon fully disabling the HFXO, the HFXTAL_N and HFXTAL_P pins can optionally be automatically pulled to ground as configured via the XTI2GND and XTO2GND bits respectively from the CMU_HFXOCTRL register. Do not set XTI2GND to 1 when the HFXO is in EXTCLK mode and an external wave is connected.




Figure 11.7. CMU HFXO control state machine

Refer to the device data sheet to find the configuration values for a given crystal. The startup state configuration needs to be written into the IBTRIMXOCORE and CTUNE bitfields of the CMU_HFXOSTARTUPCTRL register. The duration of the startup phase is configured in the STARTUPTIMEOUT bitfield of the CMU_HFXOTIMEOUTCTRL register. Similarly, the device data sheet provides the steady

state configuration depending on the crystal's CL, RESR and oscillation frequency. This configuration is programmed into the IBTRIM-XOCORE, REGISH and CTUNE bitfields of the CMU_HFXOSTEADYSTATECTRL register. The minimum duration of the steady phase is configured in the STEADYTIMEOUT bitfield of the CMU_HFXOTIMEOUTCTRL register.

All HFXO configuration needs to be performed prior to enabling the HFXO via HFXOEN in CMU_OSCENCMD unless noted otherwise. The HFXOENS flag in CMU_STATUS indicates if the HFXO has been successfully enabled. Once the HFXO startup time (STARTUPTI-MEOUT plus STEADYTIMEOUT) has exceeded and oscillations begin, the HFXO is ready for use as indicated by the HFXORDY flag in CMU_STATUS. If PDA and SCO are enabled, the HFXOPEAKDETRDY and HFXOSHUNTOPTRDY flags in the CMU_STATUS register indicate when these algorithms are ready and it is advised to also wait for these flags before using the HFXO.

The HFXO crystal bias current may be optimized and set to a value which decreases output phase noise without sacrificing PSR. This is done by programming the recommended IBTRIMXOCORE value into the CMU_HFXOSTEADYSTATECTRL register. The built-in Peak Detector Algorithm (PDA) performs further optimization to accommodate for process variations. Once PDA is ready as indicated by the HFXOPEAKDETRDY flag, the found optimal bias current setting is available in the IBTRIMXOCORE bitfield of the CMU_HFXOTRIMSTATUS register. This IBTRIMXOCORE setting should be saved and can be applied directly during a future HFXO startup as a low noise setting by programming it into the corresponding bitfield in CMU_HFXOSTEADYSTATECTRL while the HFXO is off.

If low noise is not required, the same PDA algorithm can be configured to optimize the HFXO for low current consumption by enabling LOWPOWER in the CMU_HFXOCTRL register before starting up the HFXO. The found IBTRIMXOCORE setting can be saved as a future low current setting.

Default PDA is started automatically once the HFXO has become ready. Repeated PDA can be triggered by writing HFXOPEAKDET-START to 1 in the CMU_CMD register. PDA can also be triggered only by the command register by configuring PEAKDETSHUNTOPT-MODE to CMD in the CMU_HFXOCTRL register before starting the HFXO. For PDA to work correctly, the REGISHUPPER bitfield of CMU_HFXOSTEADYSTATECTRL should be programmed to the value of the steady state REGISH + 3. The PEAKDETTIMEOUT bitfield in the CMU_HFXOTIMEOUTCTRL register is used to time the PDA steps and needs to be configured according to the device data sheet for the given crystal. The PEAKDETEN bitfield of the CMU_HFXOSTEADYSTATECTRL register is only used during manual (i.e. fully software controlled) peak detection and is ignored during automatic or command based triggering of the PDA. Note that the manual PDA mode is not recommended for general usage and therefore it is not further described. PDA should not be used when using an external wave as clock source.

Current consumption can be (further) reduced by running Shunt Current Optimization (SCO) after PDA. Once SCO is ready as indicated by the HFXOSHUNTOPTRDY flag, the found optimal regulator output current setting is available in the REGISH bitfield of the CMU_HFXOTRIMSTATUS register. This REGISH setting should be saved and can be applied directly during a future HFXO startup as a low current setting by programming it into the corresponding bitfield in CMU_HFXOSTEADYSTATECTRL while the HFXO is off. Normally SCO is run only for initial HFXO start up. The amplitude of the oscillator is not strongly dependent on temperature, but further optimization may be done each time that the temperature changes significantly. In that case, run SCO again by writing HFXOSHUNTOPTSTART to 1 in the CMU_CMD register. SCO depends on the LOWPOWER setting in the CMU_HFXOCTRL and needs to be rerun if that value has been changed. SCO should not be run when the HFXO is in use by the Radio Transceiver.

Default SCO is started automatically once the HFXO has become ready and PDA has finished. Repeated SCO can be triggered by writing HFXOSHUNTOPTSTART to 1 in the CMU_CMD register. SCO can also be triggered only by the command register by configuring PEAKDETSHUNTOPTMODE to CMD in the CMU_HFXOCTRL register before starting the HFXO. For SCO to work correctly, the REGISHUPPER bitfield of CMU_HFXOSTEADYSTATECTRL should be programmed to the value of the steady state REGISH + 3. The SHUNTOPTTIMEOUT bitfield in the CMU_HFXOTIMEOUTCTRL register is used to time the SCO steps and needs to be configured according to the device data sheet for the given crystal. The REGSELILOW bitfield of the CMU_HFXOSTEADYSTATECTRL register is only used during manual (i.e. fully software controlled) shunt current optimization and is ignored during automatic or command based triggering of the SCO. Note that the manual SCO mode is not recommended for general usage and therefore it is not further described.

11.3.2.4.1 Automatic HFXO Start

The enabling of the HFXO and its selection as HFSRCCLK source can be performed automatically by hardware. Automatic HFXO enable and select can for example be used upon wake-up of the Radio Controller (RAC). Automatic control of the HFXO is controlled via the AUTOSTARTRDYSELRAC, AUTOSTARTSELEM0EM1 and AUTOSTARTEM0EM1 bits in the CMU_HFXOCTRL register. It further depends on the energy mode of the EFR32 and on the status of the RAC.

The HFXO autostart functionality is typically used when the RAC is used. The RAC module always requires the HFXO for its operation. The hardware requirement from RAC for an HFXO based HFSRCCLK is indicated in the HFXOREQ bitfield of the CMU_STATUS register. This requirement in itself does not lead to an automatic enable or select of the HFXO.

An automatic HFXO enable is performed only if any of the following conditions are met:

- EFR32 is in EM0/EM1 and AUTOSTARTEM0EM1 or AUTOSTARTSELEM0EM1 are set to 1.
- · RAC is awake and AUTOSTARTRDYSELRAC is set to 1.

An automatic HFXO select is performed only if any of the following conditions is met:

- EFR32 is in EM0/EM1 and AUTOSTARTSELEM0EM1 is set to 1.
- RAC is awake, HFXO is ready, and AUTOSTARTRDYSELRAC is set to 1.

Whenever any of the conditions for automatic HFXO enable is met, software is not allowed to disable the HFXO. An attempt to do so (e.g., by writing 1 to the HFXODIS bit) is ignored and causes the HFXODISERR bit in the CMU_IF register to be set to 1. Similarly, whenever any of the conditions for automatic HFXO selection is met, software is not allowed to deselect the HFXO as clock source for HFSRCCLK. An attempt to do so (e.g., by selecting another clock source via CMU_HFCLKSEL) is ignored and causes the HFXODISERR bit in the CMU_IF register to be set to 1. Note that CMUERR is not implied by HFXODISERR. CMUERR will not get set to 1 for the above scenarios in which HFXODISERR gets set.

Software can only disable or deselect the HFXO after removing all of the HFXO automatic enable or select reasons. Note that if the autostart functionality is not used, software can always disable or deselect the HFXO even if hardware requires the HFXO as indicated via HFXOREQ bitfield in CMU_STATUS. The HFXODISERR flag will not get set in that case. The HFXO is only disabled by hardware upon EM2, EM3 or EM4 entry.

In case that AUTOSTARTSELEM0EM1 is set to 1 in EM0/EM1 (irrespective of the other autostart bits), the HFXO select will occur immediately, even if HFXO is not ready yet. Upon wake-up into EM0/EM1 this can therefore lead to a relatively long startup time as the system will not start operating from the HFRCO as it would otherwise do. In case of an automatic select triggered by the RAC (while AUTOSTARTSELEM0EM1 is set to 0), such a select will only occur upon the HFXO becoming ready and software can select and use another clock source in the mean time.

A typical use scenario of the AUTOSTARTRDYSELRAC bit is as follows. Set the AUTOSTARTRDYSELRAC bit in the CMU_HFXOCTRL register to 1 and set up the RTCC to periodically generate a compare match. Setup a PRS channel which uses this RTCC compare match as its source and allow the PRS channel to cause a wake-up into EM1. Setup the RAC to use the PRS channel as its source for TXEN or RXEN. Now, when the EFR32 is in EM2 and the RTCC generates a compare match, a wake-up into EM1 will occur and the HFXO will automatically start and become selected after which the RAC can perform its work and trigger a transition back into EM2 when done. The system started, used, and stopped the HFXO without ever being in EM0.

Note that the user should take care that the settings in the MSC_READCTRL and CMU_CTRL registers, as described in 11.3.3 Configuration for Operating Frequencies, are compatible with 40 MHz HFXO operation before enabling the HFXO automatic startup feature. A basic automatic HFXO start scenario is shown in Figure 11.8 CMU Automatic Startup and Selection of HFXO on page 297.




Figure 11.8. CMU Automatic Startup and Selection of HFXO

If an automatic selection of HFXO is performed, which switches the clock source used for HFSRCCLK, then the HFXOAUTOSW bit in CMU_IF is set to 1. After automatic enable and selection of the HFXO, the HFRCO is automatically disabled in case it is running. The disabling of a running HFRCO is signalled via the HFRCODIS bit in CMU_IF. This only applies to the HFRCO. If for example the LFXO was used as HFSRCCLK at the time of automatic selection of the HFXO, the LFXO remains unaffected.

The interaction between automatic HFXO startup and selection with startup and selection of HFRCO is shown in Figure 11.9 CMU HFRCO Startup/Selection While Awaiting Automatic HFXO Startup/Selection on page 297 and Figure 11.10 CMU Automatic HFXO startup/selection while HFRCO started/selected on page 298.




Figure 11.9. CMU HFRCO Startup/Selection While Awaiting Automatic HFXO Startup/Selection




Figure 11.10. CMU Automatic HFXO startup/selection while HFRCO started/selected

11.3.2.5 LFXO Configuration

The Low Frequency Crystal Oscillator (LFXO) is default configured to ensure safe startup for all crystals. In order to optimize startup time and power consumption for a given crystal, it is possible to adjust the startup gain in the oscillator by programming the GAIN field in CMU LFXOCTRL. Recommendations for the GAIN setting are as follows:

- 1. C0 must be < 2 pF
- 2. For 12.5 pF < CL < 18 pF, GAIN = 3
- 3. For 8 pF < CL < 12.5 pF, GAIN = 2
- 4. For 6 pF < CL < 8 pF, GAIN = 1
- 5. For CL = 6 pF, GAIN = 0

Refer to the device data sheet and application notes for guidelines in selecting correct components and crystals as well as for configuration trade-offs.

The LFXO can be retained on in EM4 Hibernate/Shutoff. In that case its required configuration is latched/retained throughout EM4 even though the CMU_LFXOCTRL register itself will be reset. Upon EM4 exit, the CMU_LFXOCTRL register therefore needs to be reconfigured to its original settings and the LFXO needs to be restarted via CMU_OSCENCMD, before optionally unlatching the retained LFXO configuration by writing 1 to EM4UNLATCH in the EMU_CMD register. The LFXO startup time is configured via the TIMEOUT bitfield of the CMU_LFXOCTRL register. If the LFXO has been retained throughout EM4 Hibernate/Shutoff, it can be quickly restarted for use as LFACLK, LFBCLK or LFECLK by using its minimum TIMEOUT setting. While retained, the LFXO can be used down to EM4 Hibernate as source for LFECLK and down to EM4 Shutoff as source for RFSENSECLK and CRYOCLK.

The LFXO crystal is connected to the LFXTAL_N/LFXTAL_P pins as shown in Figure 11.11 LFXO Pin Connection on page 299.




Figure 11.11. LFXO Pin Connection

By configuring the MODE field in CMU_LFXOCTRL, the LFXO can be bypassed, and an external clock source can be connected to the LFXTAL_N pin of the LFXO oscillator. If MODE is set to BUFEXTCLK, an external active sine source can be used as clock source. If MODE is set to DIGEXTCLK, an external active CMOS source can be used as clock source.

The LFXO includes on-chip tunable capacitance, which can replace external load capacitors. The TUNING bitfield of the CMU_LFXOCTRL register is used to tune the internal load capacitance connected between LFXTAL_P and ground and LFXTAL_N and ground symmetrically. The capacitance range and step size information is available in the device data sheets. Use the formula below to calculate the TUNING bitfield:

TUNING = ((desiredTotalLoadCap * 2 - Min(C_{LFXO T})) / C_{LFXO TS})

Figure 11.12. CMU LFXO Tuning Capacitance Equation

These tunable capacitors can also be used to compensate for temperature drift of the XTAL in software. Crystals normally have a temperature dependency which is given by a parabolic function. The crystal has highest frequency at its turnover temperature, normally 25C. The frequency is reduced following a parabola for higher and lower temperatures. The LFXO offers a mechanism to internally add capacitance on the LFXTAL_N and LFXTAL_P pins (in parallel to an optional external load capacitance). The variation in frequency as a function of temperature can therefore be compensated by adjusting the load capacitance. When the temperature compensation scheme is used, the maximum internal capacitance should be used to obtain good frequency matching at the turnover temperature. For higher and lower temperatures software then has the maximum range available to adjust the tuning. The external load capacitance

must then of course be reduced accordingly. Note that the ADC0 (26. ADC - Analog to Digital Converter) includes an embedded temperature sensor and that the EMU (10. EMU - Energy Management Unit) offers a temperature management interface, both of which can be used in combination with this LFXO temperature compensation scheme.

The XTAL oscillation amplitude can be controlled via the HIGHAMPL bitfield in CMU_LFXOCTRL. Setting HIGHAMPL to 1 will result in higher amplitude, which in turn provides safer operation, somewhat improved duty cycle, and lower sensitivity to noise at the cost of increased current consumption.

The AGC bit of the CMU_LFXOCTRL register is used to turn on or off the Automatic Gain Control module that adjusts the amplitude of the XTAL. When disabled, the LFXO will run at the startup current and the XTAL will oscillate rail to rail, again providing safer operation, improved duty cycle, and lower sensitivity to noise at the cost of increased current consumption.

11.3.2.6 HFRCO and AUXHFRCO Configuration

It is possible to calibrate the HFRCO and AUXHFRCO to achieve higher accuracy (see the device data sheets for details on accuracy). The frequency is adjusted by changing the TUNING and FINETUNING bitfields in CMU_HFRCOCTRL and CMU_AUXHFRCOCTRL. Changing to a higher value will result in a lower frequency. Refer to the data sheet for stepsize details.

The HFRCO can be set to one of several different frequency bands from 1 MHz to 38 MHz by setting the FREQRANGE field in CMU_HFRCOCTRL. Similarly the AUXHFRCO can be set to one of several different frequency bands from 1 MHz to 38 MHz by setting the FREQRANGE field in CMU_AUXHFRCOCTRL. The HFRCO and AUXHFRCO frequency bands are calibrated during production test, and the production tested calibration values can be read from the Device Information (DI) page. The DI page contains separate tuning values for various frequency bands. During reset, HFRCO and AUXHFRCO tuning values are set to the production calibrated values for the 19 MHz band, which is the default frequency band. When changing to a different HFRCO or AUXHFRCO band, make sure to also update the TUNING value and other bitfields in the CMU_HFRCOCTRL and CMU_AUXHFRCOCTRL registers. Typically the entire register is written with a value obtained from the Device Information (DI) page. Refer to 4.6 DI Page Entry Map for information on which frequency band settings are stored in the DI page.

The frequency can be tuned more accurately via the FINETUNING bitfield if fine tuning has been enabled via the FINETUNINGEN bit. Note that there will be a slight increase in the oscillator current consumption when fine tuning is enabled. Note also that changing the value of FINETUNINGEN will result in a frequency shift, regardless of the FINETUNING field value. If the oscillator is to be used at different times with fine tuning enabled and disabled, it should be tuned separately for both settings. The HFRCO and AUXHFRCO contain a local prescaler, which can be used in combination with any FREQRANGE setting. These prescalers allow the output clocks to be divided by 1, 2, or 4 as configured in the CLKDIV bitfield.

When using 11.3.2.8 RC Oscillator Calibration to tune HFRCO and AUXHFRCO to the desired frequency, linear search must be used to avoid over clocking the calibration counters. Before changing the FREQRANGE field in CMU_HFRCOCTRL, TUNING and FINETUNING fields should initially be set to the highest value (slowest frequency). After changing the FREQRANGE, linearly step TUNING value until desired frequency is reached. Likewise, before changing the TUNING field, FINETUNING field should initially be set to the highest value (lowest frequency). After changing the TUNING field, linearly step FINETUNING until accuracy is reached.

11.3.2.7 LFRCO Configuration

It is possible to calibrate the LFRCO to achieve higher accuracy (see the device data sheets for details on accuracy). The frequency is adjusted by changing the TUNING bitfield in CMU_LFRCOCTRL. Changing to a higher value will result in a lower frequency. Refer to the data sheet for stepsize details.

The LFRCO can be retained on in EM4 Hibernate/Shutoff. In that case its required configuration is latched/retained throughout EM4 even though the CMU_LFRCOCTRL register itself will be reset. Upon EM4 exit the CMU_LFRCOCTRL register therefore needs to be reconfigured to its original settings and the LFRCO needs to be restarted via CMU_OSCENCMD, before optionally unlatching the retained LFRCO configuration by writing 1 to EM4UNLATCH in the EMU_CMD register. The LFRCO startup time is configured via the TIMEOUT bitfield of the CMU_LFRCOCTRL register. Default its 16 cycle startup should be used. However, in case the LFRCO has been retained throughout EM4 Hibernate/Shutoff, it can be quickly restarted for use as LFACLK or LFBCLK by using its minimum TIMEOUT setting. While retained, the LFRCO can be used down to EM4 Hibernate as source for LFECLK and down to EM4 Shutoff as source for RFSENSECLK and CRYOCLK.

The LFRCO is also calibrated in production and its TUNING values are set to the correct value during reset.

The LFRCO can be put in duty cycle mode by setting the ENVREF bit in CMU_LFRCOCTRL to 1 before starting the LFRCO. This will reduce current consumption, but will result in slightly worse accuracy especially at high temperatures. Setting the ENCHOP and/or ENDEM bitfields to 1 in the CMU_LFRCOCTRL register will improve the average LFRCO frequency accuracy at the cost of a worse cycle-to-cycle accuracy.

11.3.2.8 RC Oscillator Calibration

The CMU has built-in HW support to efficiently calibrate the RC oscillators (LFRCO, HFRCO, AUXHFRCO, etc) at run-time. For a complete list of supported oscillators, refer to DOWNSEL and UPSEL fields in CMU_CALCTRL. See Figure 11.13 HW-support for RC Oscillator Calibration on page 301 for an illustration of this circuit. The concept is to select a reference and compare the RC frequency with the reference frequency. When the calibration circuit is started, one down-counter running on a selectable clock (DOWNSEL in CMU_CALCTRL) and one up-counter running on a selectable clock (UPSEL in CMU_CALCTRL) are started simultaneously. The top value for the down-counter must be written to CMU_CALCNT before calibration is started. The down-counter counts for CMU_CALCNT+1 cycles. When the down-counter has reached 0, the up-counter is sampled and the CALRDY interrupt flag is set. If CONT in CMU_CALCTRL is cleared, the counters are stopped after finishing the ongoing calibration. If continuous mode is selected by setting CONT in CMU_CALCTRL the down-counter reloads the top value and continues counting and the up-counter restarts from 0. Software can then read out the sampled up-counter value from CMU_CALCNT. The up-counter has counted (the sampled value)+1 cycles. The ratio between the reference and the oscillator subject to the calibration can easily be found using top+1 and sample+1. Overflows of the up-counter will not occur. If the up-counter reaches its top value before the down-counter reaches 0, the up-counter stays at its top value. Calibration can be stopped by writing CALSTOP in CMU_CMD. With this HW support, it is simple to write efficient calibration algorithms in software.




Figure 11.13. HW-support for RC Oscillator Calibration

The counter operation for single and continuous mode are shown in Figure 11.14 Single Calibration (CONT=0) on page 302 and Figure 11.15 Continuous Calibration (CONT=1) on page 302 respectively.




Figure 11.14. Single Calibration (CONT=0)




Figure 11.15. Continuous Calibration (CONT=1)

11.3.3 Configuration for Operating Frequencies

The HFXO is capable of frequencies up to 40 MHz, which allows the EFR32 to run at up to this frequency. However the Memory System Controller (MSC) and the Low Energy Peripheral Interface need to be configured correctly to allow operation at higher frequencies as explained below.

The MODE bitfield in MSC_READCTRL makes sure the flash is able to operate at the given HFCLK frequency by inserting wait states for flash accesses. The required settings for controlling flash wait states are shown in Table 11.2 MSC Configuration for Operating Frequencies, at 1.2V: Flash Wait States on page 303. The WSHFLE bitfield in CMU_CTRL is used to ensure that the Low Energy Peripheral Interface is able to operate at the given HFBUSCLK_{LE} frequency by inserting wait states when using this interface. The required settings are shown in Table 11.4 LE Configuration for Operating Frequencies: Low Energy Peripheral Interface on page 303.

Before going to a high frequency, make sure the registers in the table have the correct values. When going down in frequency, make sure to keep the registers at the values required by the higher frequency until after the switch has been done.

Table 11.2. MSC Configuration for Operating Frequencies, at 1.2V: Flash Wait States

Condition	MODE in MSC_READCTRL
HFCLK <= 25 MHz	WS0 or above
25 MHz < HFCLK <= 40 MHz	WS1 or above

Table 11.3. MSC Configuration for Operating Frequencies, at 1.0V: Flash Wait States

Condition	MODE in MSC_READCTRL
HFCLK <= 7 MHz	WS0 or above
7 MHz < HFCLK <= 14 MHz	WS1 or above

Table 11.4. LE Configuration for Operating Frequencies: Low Energy Peripheral Interface

Condition	WSHFLE in CMU_CTRL
HFBUSCLK _{LE} <= 32 MHz	0 / 1
HFBUSCLK _{LE} > 32 MHz	1

11.3.4 Energy Modes

The availability of oscillators and system clocks depends on the chosen energy mode. Default the high frequency oscillators (HFRCO, AUXHFRCO, and HFXO) and high frequency clocks (HFSRCLK, HFCLK, HFCDRECLK, HFBUSCLK, HFPERCLK, HFRADIOCLK, HFCLKLE) are available downto EM1 Sleep. From EM2 Deep Sleep onwards these oscillators and clocks are normally off, although special cases exist as summarized in Table 11.5 Oscillator and Clock Availability in Energy Modes on page 304 and Table 10.2 EMU Energy Mode Overview on page 216. The CMU overview figure in Figure 11.1 CMU Overview - High Frequency Portion on page 281 and Figure 11.2 CMU Overview - Low Frequency Portion on page 282 also indicate which oscillators and clocks can be used in what energy modes.

The low frequency oscillators (LFRCO and LFXO) are available in all energy modes except in EM3 Stop when they are off by definition. Default these oscillators are also off in EM4 Hibernate and EM4 Shutoff, but they can be retained on in these states as well if needed. The ultra low frequency oscillator (ULFRCO) is default on in all energy modes, except for EM4 Shutoff, but it can be retained on in that mode as well if needed. The low frequency clocks (LFACLK, LFBCLK, LFECLK, WDOGnCLK, RFSENSECLK, and CRYOCLK) are in various power domains and therefore their availability not only depends on the chosen clock source, but also on the chosen energy mode as indicated in Table 11.5 Oscillator and Clock Availability in Energy Modes on page 304.

Table 11.5. Oscillator and Clock Availability in Energy Modes

	EM0 Active/EM1 Sleep	EM2 Deep Sleep	EM3 Stop	EM4 Hibernate	EM4 Shutoff
HFRCO	On ¹	Off	Off	Off	Off
HFXO	On ¹	Off	Off	Off	Off
AUXHFRCO	On ¹	On ²	On ²	Off	Off
LFRCO, LFXO	On ¹	On ¹	Off	Retained on ³	Retained on ³
ULFRCO	On	On	On	On	Retained on ³
HFSRCLK, HFCLK, HFCORECLK, HFBUSCLK, HFPERCLK, HFRA- DIOCLK, HFCLKLE	On ¹	Off	Off	Off	Off
AUXCLK	On ¹	On ²	On ²	Off	Off
ADCnCLK	On ¹	On ⁵	On ⁵	Off	Off
LFACLK, LFBCLK	On ¹	On ¹	On ⁶	Off	Off
LFECLK	On ¹	On ¹	On ⁶	Retained on ³	Off
WDOGnCLK	On ¹	On ¹	On ⁶	Off	Off
CRYOCLK	On ¹	On ¹	On ⁶	Retained on ³	Retained on ³

Note:

- 1. Under software control.
- 2. Default off, but kept active if used by the ADC.
- 3. Default off, but can be retained on.
- 4. Must be turned off by software before EM2/3 entry.
- 5. Will be kept on if AUXHFRCO is selected as clock source.
- 6. On only if ULFRCO is used as clock source.

11.3.5 Clock Output on a Pin

It is possible to configure the CMU to output clocks on the CMU_CLK0, CMU_CLK1 and CMU_CLK2 pins. This clock selection is done using the CLKOUTSEL0, CLKOUTSEL1 and CLKOUTSEL2 bitfields respectively in CMU_CTRL. The required output pins must be enabled in the CMU_ROUTEPEN register and the pin locations can be configured in the CMU_ROUTELOC0 register. The following clocks can be output on a pin:

- HFSRCCLK and HFEXPCLK. The HFSRCCLK is the high frequency clock before any prescaling has been applied. The HFEXPCLK
 is a prescaled version of HFCLK as controlled by the HFEXPPRESC bitfield in the CMU_HFPRESC register.
- The unqualified clock output from any of the oscillators (ULFRCO, LFXO, HFXO). Note that these unqualified clocks can
 exhibit glitches or skewed duty-cycle during startup and therefore these clock outputs are normally not used before observing the
 related ready flag being set to 1 in CMU_STATUS.
- The qualified clock from any of the oscillators (ULFRCO, LFRCO, LFXO, HFXO, HFRCO, AUXHFRCO). A qualified clock will not
 have any glitches or skewed duty-cycle during startup. For LFRCO, LFXO and HFXO correct configuration of the TIMEOUT bitfield(s) in CMU_LFRCOCTRL, CMU_LFXOCTRL and CMU_HFXOTIMEOUTCTRL respectively is required to guarantee a properly
 qualified clock.
- The qualified HFXO clock divided by 2 (HFXODIV2Q).

HFCLK will not have a 50-50 duty cycle when any other division factor than 1 is used in CMU_HFPRESC (i.e. if PRESC is not equal to 0). In such a case, the exported HFEXPCLK will therefore also not be 50-50 when its division factor is not set to an even number in CMU HFEXPPRESC.

11.3.6 Clock Input From a Pin

It is possible to configure the CMU to input a low-frequency (< 1 MHz) clock from the CMU_CLKI0. This clock can be selected to drive HFSRCCLK reference using CMU_HFCLKSEL. The required input pin must be enabled in the CMU_ROUTEPEN register and the pin location can be configured in the CMU_ROUTELOC1 register.

11.3.7 Clock Output on PRS

The CMU can be used as a PRS producer. It can output clocks onto PRS which can be selected by a consumer as CMUCLKOUT0, CMUCLKOUT1 and CMUCLKOUT2. The clocks which can be produced via CMUCLKOUT0, CMUCLKOUT1 and CMUCLKOUT2 are selected via the CLKOUTSEL0, CLKOUTSEL1 and CLKOUTSEL2 fields respectively in CMU CTRL.

Note that the CLKOUTSEL0 and CLKOUTSEL1 fields are also used for selecting which clock is output onto a pin as described in 11.3.5 Clock Output on a Pin. In contrast with clock output on a pin however, output of a clock onto PRS does not depend on any configuration of the CMU_ROUTEPEN and CMU_ROUTELOC0 registers.

11.3.8 Error Handling

Certain restrictions apply to how and when the CMU registers can be configured as is described for the respective registers. Not adhering to these restrictions can lead to unpredictable and non-defined behaviour. Some of these software restrictions are checked in hardware and not adhering to them will cause the CMUERR interrupt flag in CMU_IF to be set to 1. The restrictions impacting CMUERR are as follows:

- · CMU HFRCOCTRL should not be written while HFRCOBSY in the CMU SYNCBUSY register is set to 1.
- CMU_AUXHFRCOCTRL should not be written while AUXHFRCOBSY in the CMU_SYNCBUSY register is set to 1.
- CMU_HFXOSTARTUPCTRL, CMU_HFXOSTEADYSTATECTRL and CMU_HFXOTIMEOUTCTRL should not be written while
 HFXOBSY in the CMU_SYNCBUSY register is set to 1. Note that writes to CMU_HFXOCTRL do not impact CMUERR. Although
 most of its bitfields need to be configured before enabling the HFXO, it it allowed to change the AUTOSTART bits (i.e. AUTOSTARTRDYSELRAC, AUTOSTARTSELEM0EM1 and AUTOSTARTEM0EM1) at any time.
- HFXO should not be enabled before it has been properly disabled (so only enable HFXO when HFXOENS=0 or HFXOBSY=0). Likewise, HFXO should not be disabled before it has been properly enabled (so only disable HFXO when HFXOENS=1 or HFXOBSY=0).
- CMU_LFRCOCTRL should not be written while LFRCOBSY in the CMU_SYNCBUSY register is set to 1. The GMCCURTUNE bit-field should not be written with a differing value while the LFRCOVREFBSY flag is set to 1.
- CMU LFXOCTRL should not be written while LFXOBSY in the CMU SYNCBUSY register is set to 1.

11.3.9 Interrupts

The interrupts generated by the CMU module are combined into one interrupt vector. If CMU interrupts are enabled, an interrupt will be made if one or more of the interrupt flags in CMU IF and their corresponding bits in CMU IEN are set.

11.3.10 Wake-up

The CMU can be (partially) active all the way down to EM4 Shutoff. It can wake up the CPU from EM2 upon LFRCO or LFXO becoming ready as LFRCORDY and LFXORDY can be used as wake-up interrupt.

11.3.11 Protection

It is possible to lock the control- and command registers to prevent unintended software writes to critical clock settings. This is control-led by the CMU_LOCK register.

11.4 Register Map

The offset register address is relative to the registers base address.

Offset	Name	Туре	Description
0x000	CMU_CTRL	RW	CMU Control Register
0x010	CMU_HFRCOCTRL	RWH	HFRCO Control Register
0x018	CMU_AUXHFRCOCTRL	RW	AUXHFRCO Control Register
0x020	CMU_LFRCOCTRL	RW	LFRCO Control Register
0x024	CMU_HFXOCTRL	RW	HFXO Control Register
0x02C	CMU_HFXOSTARTUPCTRL	RW	HFXO Startup Control
0x030	CMU_HFXOSTEADYSTATECTRL	RW	HFXO Steady State Control
0x034	CMU_HFXOTIMEOUTCTRL	RW	HFXO Timeout Control
0x038	CMU_LFXOCTRL	RW	LFXO Control Register
0x050	CMU_CALCTRL	RW	Calibration Control Register
0x054	CMU_CALCNT	RWH	Calibration Counter Register
0x060	CMU_OSCENCMD	W1	Oscillator Enable/Disable Command Register
0x064	CMU_CMD	W1	Command Register
0x070	CMU_DBGCLKSEL	RW	Debug Trace Clock Select
0x074	CMU_HFCLKSEL	W1	High Frequency Clock Select Command Register
0x080	CMU_LFACLKSEL	RW	Low Frequency A Clock Select Register
0x084	CMU_LFBCLKSEL	RW	Low Frequency B Clock Select Register
0x088	CMU_LFECLKSEL	RW	Low Frequency E Clock Select Register
0x090	CMU_STATUS	R	Status Register
0x094	CMU_HFCLKSTATUS	R	HFCLK Status Register
0x09C	CMU_HFXOTRIMSTATUS	R	HFXO Trim Status
0x0A0	CMU_IF	R	Interrupt Flag Register
0x0A4	CMU_IFS	W1	Interrupt Flag Set Register
0x0A8	CMU_IFC	(R)W1	Interrupt Flag Clear Register
0x0AC	CMU_IEN	RW	Interrupt Enable Register
0x0B0	CMU_HFBUSCLKEN0	RW	High Frequency Bus Clock Enable Register 0
0x0C0	CMU_HFPERCLKEN0	RW	High Frequency Peripheral Clock Enable Register 0
0x0CC	CMU_HFRADIOALTCLKEN0	RW	High Frequency Alternate Radio Peripheral Clock Enable Register 0
0x0E0	CMU_LFACLKEN0	RW	Low Frequency a Clock Enable Register 0 (Async Reg)
0x0E8	CMU_LFBCLKEN0	RW	Low Frequency B Clock Enable Register 0 (Async Reg)
0x0F0	CMU_LFECLKEN0	RW	Low Frequency E Clock Enable Register 0 (Async Reg)
0x100	CMU_HFPRESC	RW	High Frequency Clock Prescaler Register
0x108	CMU_HFCOREPRESC	RW	High Frequency Core Clock Prescaler Register
0x10C	CMU_HFPERPRESC	RW	High Frequency Peripheral Clock Prescaler Register
0x110	CMU_HFRADIOPRESC	RW	High Frequency Radio Peripheral Clock Prescaler Register

Offset	Name	Туре	Description
0x114	CMU_HFEXPPRESC	RW	High Frequency Export Clock Prescaler Register
0x120	CMU_LFAPRESC0	RW	Low Frequency a Prescaler Register 0 (Async Reg)
0x128	CMU_LFBPRESC0	RW	Low Frequency B Prescaler Register 0 (Async Reg)
0x130	CMU_LFEPRESC0	RW	Low Frequency E Prescaler Register 0 (Async Reg)
0x138	CMU_HFRADIOALTPRESC	RW	High Frequency Alternate Radio Peripheral Clock Prescaler Register
0x140	CMU_SYNCBUSY	R	Synchronization Busy Register
0x144	CMU_FREEZE	RW	Freeze Register
0x150	CMU_PCNTCTRL	RWH	PCNT Control Register
0x15C	CMU_ADCCTRL	RWH	ADC Control Register
0x170	CMU_ROUTEPEN	RW	I/O Routing Pin Enable Register
0x174	CMU_ROUTELOC0	RW	I/O Routing Location Register
0x178	CMU_ROUTELOC1	RW	I/O Routing Location Register
0x180	CMU_LOCK	RWH	Configuration Lock Register

11.5 Register Description

11.5.1 CMU_CTRL - CMU Control Register

Offset					E	Bit P	ositi	on														
0x000	30 39 29 29 27 27 27	23 24 25 23 23 23 23 23	21	20	6 2 5	16	15	4	13	12	7	9	o	∞	7	9	2	4	က	2	-	0
Reset			-	_		0									00X0					00X0		
Access			\ \ \ \ \	Z N		Z S									₹					S		
			_												_							
Name			HFRADIOCLKEN	HFPERCLKEN		WSHFLE									CLKOUTSEL1					CLKOUTSELO		
Bit	Name	Reset	Ac	ces	s Descri	ptio	n															
31:22	Reserved	To ensure con tions	npati	bility	y with futur	e de	vices	s, alı	vays	s wr	ite b	its t	o 0. N	1ore	e ini	fori	mati	on ir	า 1.:	2 C	nve	en-
21	HFRADIOCLKEN	1	RV	V	HFRA	DIOC	LKI	Ena	ble													
	Set to enable the HF	RADIOCLK.																				
20	HFPERCLKEN	1	RV	V	HFPE	RCL	(En	able	•													
	Set to enable the HF	PERCLK.																				
19:17	Reserved	To ensure con tions	npati	bility	y with futur	e de	vices	s, alı	vay	s wr	ite b	its t	o 0. N	1ore	e ini	fori	mati	on ir	า 1.:	2 Co	nve	en-
16	WSHFLE	0	RV	V	Wait S	tate	for H	ligh	-Fre	equ	ency	/ LE	Inte	rfac	Э							
	Set to allow access to	LE peripherals	whe	n ru	nning HFB	USC	LK _{LE}	₌ at	freq	uen	cies	higl	ner th	an	32 I	MH	lz ——					
15:10	Reserved	To ensure con tions	npati	bility	y with futur	e de	vices	s, alı	way	s wr	ite b	its t	o 0. N	1ore	e ini	fori	mati	on ir	า 1	2 C	nve	en-
9:5	CLKOUTSEL1	0x00	RV	V	Clock	Outp	out S	ele	ct 1													
	Controls the clock ou	tput 1 multiplexe	r. To	acti	ually outpu	t on	the p	oin, s	set (CLK	OUT	1PE	EN in	CN	1U_	RC	UTI	Ξ.				
	Value	Mode			Descri	otion																
	0	DISABLED			Disable	ed																
	1	ULFRCO			ULFRO	CO (c	lirect	ly fr	om	osci	llato	r)										
	2	LFRCO			LFRC) (dir	ectly	froi	n os	scilla	ator)											
	3	LFXO			LFXO	(dired	ctly f	rom	osc	illate	or)											
	6	HFXO			HFXO	•		rom	osc	cillat	or)											
	7	HFEXPCLK			HFEX	PCLK																
	9	ULFRCOQ			ULFRO		-															
	10	LFRCOQ			LFRC			-														
	11	LFXOQ			LFXO	-																
	12	HFRCOQ			HFRC																	
	13	AUXHFRCOQ			AUXH	-RC	رqر)	ualifi	ed)													

Bit	Name	Reset	Access	Description						
	14	HFXOQ		HFXO (qualified)						
	15	HFSRCCLK		HFSRCCLK						
:0	CLKOUTSEL0	0x00	RW	Clock Output Select 0						
	Controls the clock of	output multiplexer.	To actually	output on the pin, set CLKOUT0PEN in CMU_ROUTE.						
	Value	Mode		Description						
	0	DISABLED		Disabled						
	1	ULFRCO		ULFRCO (directly from oscillator)						
	2	LFRCO		LFRCO (directly from oscillator)						
	3	LFXO		LFXO (directly from oscillator)						
	6	HFXO		HFXO (directly from oscillator)						
	7	HFEXPCLK		HFEXPCLK						
	9	ULFRCOQ		ULFRCO (qualified)						
	10	LFRCOQ		LFRCO (qualified)						
	11	LFXOQ		LFXO (qualified)						
	12	HFRCOQ		HFRCO (qualified)						
	13	AUXHFRCOQ		AUXHFRCO (qualified)						
	14	HFXOQ		HFXO (qualified)						
	15	HFSRCCLK		HFSRCCLK						

11.5.2 CMU_HFRCOCTRL - HFRCO Control Register

Write this register to set the frequency band in which the HFRCO is to operate. Always update all fields in this register at once by writing the value for the desired band, which has been obtained from the Device Information page entry for that band. The TUNING, FINE-TUNING, FINETUNINGEN and CLKDIV bitfields can be used to tune a specific band (FREQRANGE) of the oscillator to a non-preconfigured frequency. When changing this setting there will be no glitches on the HFRCO output, hence it is safe to change this setting

even while the system is running on the HFRCO. Only write CMU_HFRCOCTRL when it is ready for an update as indicated by HFRCOBSY=0 in CMU_SYNCBUSY.

Offset															В	it Po	siti	on														
0x010	33	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	5	4	က	2	_	0
Reset		2	a S	•	0	Š	e X	-		0x2			•	0x08				•			7	Š							0x7F			
Access		2			RWH	2	E A Y	RWH		RWH			RWH							RWH												
Name		CEBBOX	V NET		FINETUNINGEN	2	CLADIV	ГРОНР		CMPBIAS				FREQRANGE			FINETUNING									TUNING						

	5 1		5	<u> </u>	匝	<u> </u>
Bit	Name	Reset	Access	Description		
31:28	VREFTC	0xB	RWH	HFRCO Temperatu	re Coefficient Trim on 0	Comparator Reference
	Writing this field a	adjusts the tempera	ature coeffici	ent trim on comparato	or reference.	
27	FINETUNINGEN	0	RWH	Enable Reference	for Fine Tuning	
	Settings this bit e	enables HFRCO fin	e tuning.			
26:25	CLKDIV	0x0	RWH	Locally Divide HFF	RCO Clock Output	
	Writing this field	configures the HFR	CO clock ou	utput divider.		
	Value	Mode		Description		
	0	DIV1		Divide by 1.		
	1	DIV2		Divide by 2.		
	2	DIV4		Divide by 4.		
24	LDOHP	1	RWH	HFRCO LDO High	Power Mode	
	Settings this bit p	outs the HFRCO LD	O in high po	ower mode.		
23:21	CMPBIAS	0x2	RWH	HFRCO Comparato	or Bias Current	
	Writing this field a	adjusts the HFRCC	comparato	r bias current.		
20:16	FREQRANGE	0x08	RWH	HFRCO Frequency	Range	
	Writing this field a	adjusts the HFRCC	frequency i	range.		
15:14	Reserved	To ensure co	ompatibility v	with future devices, al	ways write bits to 0. More	information in 1.2 Conven-
13:8	FINETUNING	0x1F	RWH	HFRCO Fine Tunin	g Value	
	Writing this field a when FINETUNII		fine tuning	value. Higher value m	neans lower frequency. Fi	ne tuning is only enabled
7	Reserved	To ensure co	ompatibility v	with future devices, al	ways write bits to 0. More	information in 1.2 Conven-
6:0	TUNING	0x7F	RWH	HFRCO Tuning Val	ue	
	Writing this field a	adjusts the HFRCC	tuning valu	e. Higher value mean	s lower frequency.	

11.5.3 CMU_AUXHFRCOCTRL - AUXHFRCO Control Register

Write this register with the production calibrated values from the Device Info pages. The TUNING, FINETUNING, FINETUNINGEN and CLKDIV bitfields can be used to tune a specific band (FREQRANGE) of the oscillator to a non-preconfigured frequency. Only write CMU_AUXHFRCOCTRL when it is ready for an update as indicated by AUXHFRCOBSY=0 in CMU_SYNCBUSY.

Offset			Bit Position	
0x018	31 30 29 28	27 26 25 27 24 23 23 22 21 21	00 0 1 10 10 10 10 10 10 10 10 10 10 10	0 0 0 0 0 0 0 0 0 0 0
Reset	0xB	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0x08	0×7F
Access	RW	RW RW RW	RW WW	R&
Name	VREFTC	FINETUNINGEN CLKDIV LDOHP CMPBIAS	FREQRANGE	JUNING

	VRE	CLK CLK	СМР	A Ā	E N	N D L
Bit	Name	Reset	Access	Description		
31:28	VREFTC	0xB	RW	AUXHFRCO Tempe ence	erature Coefficient Trir	n on Comparator Refer-
	Writing this field	dadjusts the tempe	erature coeffic	ient trim on comparato	or reference.	
27	FINETUNINGE	N 0	RW	Enable Reference	for Fine Tuning	
	Settings this bit	enables AUXHFR	CO fine tuning] .		
26:25	CLKDIV	0x0	RW	Locally Divide AUX	(HFRCO Clock Output	
	Writing this field	d configures the AL	JXHFRCO clo	ck output divider.		
	Value	Mode		Description		
	0	DIV1		Divide by 1.		
	1	DIV2		Divide by 2.		
	2	DIV4		Divide by 4.		
24	LDOHP	1	RW	AUXHFRCO LDO H	ligh Power Mode	
	Settings this bit	puts the AUXHFR	CO LDO in hi	gh power mode.		
23:21	CMPBIAS	0x2	RW	AUXHFRCO Comp	arator Bias Current	
	Writing this field	dadjusts the AUXF	IFRCO compa	arator bias current.		
20:16	FREQRANGE	0x08	RW	AUXHFRCO Freque	ency Range	
	Writing this field	dadjusts the AUXF	IFRCO freque	ency range.		
15:14	Reserved	To ensure tions	compatibility (with future devices, alv	ways write bits to 0. Mor	re information in 1.2 Conven-
13:8	FINETUNING	0x1F	RW	AUXHFRCO Fine T	uning Value	
		l adjusts the AUXF TUNINGEN is set		ning value. Higher val	ue means lower frequer	ncy. Fine tuning is only ena-
7	Reserved	To ensure tions	compatibility \	with future devices, alv	ways write bits to 0. Mor	re information in 1.2 Conven-
6:0	TUNING	0x7F	RW	AUXHFRCO Tuning	g Value	
	Writing this field	dadjusts the AUXH	IFRCO tuning	value. Higher value m	neans lower frequency.	

11.5.4 CMU_LFRCOCTRL - LFRCO Control Register

Offset									Bi	t Po	sitio	on						
0x020	30 30 28 28	27	25 24	23	7 2	20	9	8	17	16	15	4	13	12	7	9	6	8 7 9 4 8 7 7 0
Reset	0x8		0x1			0X		-	-	0					•		•	00100
Access	XX XX		W.			¥ N		Ŋ N	₩ M	₹								Z X
Name	GMCCURTUNE		TIMEOUT			VREFUPDATE		ENDEM	ENCHOP	ENVREF								TUNING
Bit	Name		Reset		А	cces	s	Des	crip	tion								
31:28	GMCCURTUN	E	0x8		R	W		Tuni	ing	of G	mc	Cur	ren	t				
	Set to tune GM therefore vary				s up	dated	witl	h the	pro	duc	tion	cali	brat	ted	valu	ie di	uring	reset, and the reset value might
27:26	Reserved		To ens	ure co	mpa	atibility	y wii	th fu	ture	dev	ices	, alv	vay.	s wi	rite l	bits	to 0.	More information in 1.2 Conven-
25:24	TIMEOUT		0x1		R	W		LFR	СО	Tim	eou	t						
		ly turne	d off, us	e TIM	EOL	JT=16	Эсус	les.	If th	e LF	FRC	O ha	as t	oeer	ret	taine	ed o	starting up the LFRCO after it has n in EM4, then the TIMEOUT=2cy-I running).
	Value		Mode					Des	cript	ion								
	0		2CYCL	.ES				Time	out	per	iod c	of 2	сус	les				
	1		16CYC	LES				Time	out	per	iod c	of 16	су	cles	;			
	2		32CYC	LES				Time	eout	per	iod c	of 32	2 су	cles	3			
23:22	Reserved		To ens	ure co	mpa	atibility	y wit	th fu	ture	dev	ices	, alv	vay	s wi	rite l	bits	to 0.	More information in 1.2 Conven-
21:20	VREFUPDATE		0x1		R	W		Con	trol	Vre	f Up	dat	e R	ate				
	Specify Vref up therefore differ		te. This	field c	an b	e upo	date	d wi	th th	e pr	odu	ctior	n te:	st va	alue	dur	ing ı	reset, and the reset value might
	Value		Mode					Des	cript	ion								
	0		32CYC	LES				32 c	lock	s.								
	1		64CYC	LES				64 c	lock	S.								
	2		128CY					128										
	3		256CY	CLES				256	cloc	ks.								
19	Reserved		To ens	ure co	mpa	ntibility	y wii	th fu	ture	dev	ices	, alv	vay	s wi	rite l	bits	to 0.	More information in 1.2 Conven-
18	ENDEM		1		R	W		Ena	ble	Dyn	ami	c El	em	ent	Mat	tchi	ng	
	Set to enable of	lynamic	elemen	t matc	hing	J. This	s im	prov	es a	vera	age	freq	uen	су а	accı	ırac	y at	the cost of increased jitter.

Bit	Name	Reset	Access	Description
17	ENCHOP	1	RW	Enable Comparator Chopping
	Set to enable co	mparator chopping	g. This improv	ves average frequency accuracy at the cost of increased jitter.
16	ENVREF	0	RW	Enable Duty Cycling of Vref
	Set to enable du	ty cycling of vref. (Clear during o	calibration of LFRCO. Only change when LFRCO is off.
15:9	Reserved	To ensure o	compatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
8:0	TUNING	0x100	RW	LFRCO Tuning Value
	•	•		the higher the value, the lower the frequency). This field is updated with the ereset value might therefore vary between devices.

11.5.5 C	MU_	HFX	(OC	TRI	H	lFX(o c	ontr	ol R	legi	ster	,																				
Offset															Bi	t Pc	sitio	on														
0x024	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	7	10	6	8	7	9	5	4	3	2	_	0
Reset		0	0	0			0×0															0	0	0			2	OX O				0
Access		₩ M	₩ M	₩ M			₩ N															W.	RW	₩ M			2	<u>}</u>				Z N
Name		AUTOSTARTRDYSELRAC	AUTOSTARTSELEM0EM1	AUTOSTARTEM0EM1			LFTIMEOUT															XTO2GND	XTI2GND	LOWPOWER				PEANDE I SHOIN TOP TIMODE				MODE
Bit	Na	me					Re	set			Ac	ces	s I	Des	crip	tion	1															
31	Re	serv	⁄ed				To tio		ure	com	pati	bility	/ wit	th fu	ture	dev	rices	, alv	vays	s wr	ite b	its t	o 0.	Moi	re ii	nforn	natio	on ir	1.2	Cor	iven	-
30		TOS LRA		RTR	RDY-	-	0				RV	V		Auto HFX				Star	t HF	XO	on	RAC	C Wa	ake-	-up	and	Sel	ect	It U _l	pon		
	Thi tim		t ena	able	s au	utom	natic	:HF	XO s	start	-up	and	HF.	XO :	sele	ctior	n wh	en r	ead	y or	n RA	C w	/ake	-up.	. All	lowe	d to	cha	nge	at a	ny	
29		TOS M0E		RTS	E-		0				RV	V		Auto Fror					t an	d S	elec	t of	HF	XO I	Upo	on E	M0/I	EM1	Ent	try		
																										so aft chan					12/	
28		TOS M0E		R-			0				RV	V		Auto	oma	tica	lly S	Star	t of	HF>	(Ο (Jpo	n El	MO/E	EΜ	1 En	try F	ror	n EN	/12/E	М3	

This bit enables automatic start-up of the HFXO when in EM0/EM1 (also after entry from EM2/EM3) without causing an automatic HFXO selection. Allowed to change at any time.

27 Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions

26:24 LFTIMEOUT 0x0 RW **HFXO Low Frequency Timeout**

Configures the start-up delay for HFXO measured in LFECLK cycles. Only change when both HFXO and LFECLK are off.

Value	Mode	Description	
0	0CYCLES	Timeout period of 0 cycles (disabled)	
1	2CYCLES	Timeout period of 2 cycles	
2	4CYCLES	Timeout period of 4 cycles	
3	16CYCLES	Timeout period of 16 cycles	
4	32CYCLES	Timeout period of 32 cycles	
5	64CYCLES	Timeout period of 64 cycles	
6	1KCYCLES	Timeout period of 1024 cycles	
7	4KCYCLES	Timeout period of 4096 cycles	

Bit	Name	Reset	Access	Description
23:11	Reserved	To ensure contions	mpatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
10	XTO2GND	0	RW	Clamp HFXTAL_P Pin to Ground When HFXO Oscillator is Off
	Set to enable groun	iding of HFXTAL_	P pin when	HFXO oscillator is off
9	XTI2GND	0	RW	Clamp HFXTAL_N Pin to Ground When HFXO Oscillator is Off
	Set to enable groun source is supplied.	iding of HFXTAL_	N pin when	HFXO oscillator is off. Do not enable if MODE=EXTCLK and an external
8	LOWPOWER	0	RW	Low Power Mode Control
	Set LOWPOWER=0 tion).	0 for RF performa	nce. Set LC	DWPOWER=1 for non RF performance (not compatible with Radio opera-
7:6	Reserved	To ensure contions	mpatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
5:4	PEAKDETSHUN-	0x0	RW	HFXO Automatic Peak Detection and Shunt Current Optimization
• • •	TOPTMODE			Mode
	TOPTMODE Set to AUTOCMD to			Mode k detection and shunt current optimization (MANUAL mode provides direct TEN, REGSELILOW).
	TOPTMODE Set to AUTOCMD to			k detection and shunt current optimization (MANUAL mode provides direct
	TOPTMODE Set to AUTOCMD to control of IBTRIMX0	OCORE, REGISH		k detection and shunt current optimization (MANUAL mode provides direct TEN, REGSELILOW).
	TOPTMODE Set to AUTOCMD to control of IBTRIMXO Value	OCORE, REGISH Mode		k detection and shunt current optimization (MANUAL mode provides direct TEN, REGSELILOW). Description Automatic control of HFXO peak detection and shunt optimization sequences. CMU_CMD HFXOPEAKDETSTART and HFXOSHUNTOPT-
	TOPTMODE Set to AUTOCMD to control of IBTRIMXO Value 0	Mode AUTOCMD		k detection and shunt current optimization (MANUAL mode provides direct TEN, REGSELILOW). Description Automatic control of HFXO peak detection and shunt optimization sequences. CMU_CMD HFXOPEAKDETSTART and HFXOSHUNTOPT-START can also be used. CMU_CMD HFXOPEAKDETSTART and HFXOSHUNTOPTSTART can
3:1	TOPTMODE Set to AUTOCMD to control of IBTRIMXO Value 0	Mode AUTOCMD CMD MANUAL	I, PEAKDE	k detection and shunt current optimization (MANUAL mode provides direct TEN, REGSELILOW). Description Automatic control of HFXO peak detection and shunt optimization sequences. CMU_CMD HFXOPEAKDETSTART and HFXOSHUNTOPT-START can also be used. CMU_CMD HFXOPEAKDETSTART and HFXOSHUNTOPTSTART can be used to trigger peak detection and shunt optimization sequences. CMU_HFXOSTEADYSTATECTRL IBTRIMXOCORE, REGISH, REGSELILOW, and PEAKDETEN are under full software control and are
	TOPTMODE Set to AUTOCMD to control of IBTRIMXO Value 0 1	Mode AUTOCMD CMD MANUAL To ensure con	I, PEAKDE	k detection and shunt current optimization (MANUAL mode provides direct TEN, REGSELILOW). Description Automatic control of HFXO peak detection and shunt optimization sequences. CMU_CMD HFXOPEAKDETSTART and HFXOSHUNTOPT-START can also be used. CMU_CMD HFXOPEAKDETSTART and HFXOSHUNTOPTSTART can be used to trigger peak detection and shunt optimization sequences. CMU_HFXOSTEADYSTATECTRL IBTRIMXOCORE, REGISH, REGSELILOW, and PEAKDETEN are under full software control and are allowed to be changed once HFXO is ready.
3:1	TOPTMODE Set to AUTOCMD to control of IBTRIMXO Value 0 1 Reserved MODE	Mode AUTOCMD CMD MANUAL To ensure contions 0 ethe external sour	mpatibility v	k detection and shunt current optimization (MANUAL mode provides direct TEN, REGSELILOW). Description Automatic control of HFXO peak detection and shunt optimization sequences. CMU_CMD HFXOPEAKDETSTART and HFXOSHUNTOPT-START can also be used. CMU_CMD HFXOPEAKDETSTART and HFXOSHUNTOPTSTART can be used to trigger peak detection and shunt optimization sequences. CMU_HFXOSTEADYSTATECTRL IBTRIMXOCORE, REGISH, REGSELILOW, and PEAKDETEN are under full software control and are allowed to be changed once HFXO is ready. with future devices, always write bits to 0. More information in 1.2 Conven-
3:1	TOPTMODE Set to AUTOCMD to control of IBTRIMXO Value 0 1 Reserved MODE Set this to configure	Mode AUTOCMD CMD MANUAL To ensure contions 0 ethe external sour	mpatibility v	k detection and shunt current optimization (MANUAL mode provides direct TEN, REGSELILOW). Description Automatic control of HFXO peak detection and shunt optimization sequences. CMU_CMD HFXOPEAKDETSTART and HFXOSHUNTOPT-START can also be used. CMU_CMD HFXOPEAKDETSTART and HFXOSHUNTOPTSTART can be used to trigger peak detection and shunt optimization sequences. CMU_HFXOSTEADYSTATECTRL IBTRIMXOCORE, REGISH, REGSELILOW, and PEAKDETEN are under full software control and are allowed to be changed once HFXO is ready. with future devices, always write bits to 0. More information in 1.2 Conventional and the control of
3:1	TOPTMODE Set to AUTOCMD to control of IBTRIMXO Value 0 1 2 Reserved MODE Set this to configure CMU_OSCENCMD	Mode AUTOCMD CMD MANUAL To ensure contions 0 ethe external source.	mpatibility v	k detection and shunt current optimization (MANUAL mode provides direct TEN, REGSELILOW). Description Automatic control of HFXO peak detection and shunt optimization sequences. CMU_CMD HFXOPEAKDETSTART and HFXOSHUNTOPT-START can also be used. CMU_CMD HFXOPEAKDETSTART and HFXOSHUNTOPTSTART can be used to trigger peak detection and shunt optimization sequences. CMU_HFXOSTEADYSTATECTRL IBTRIMXOCORE, REGISH, REGSELILOW, and PEAKDETEN are under full software control and are allowed to be changed once HFXO is ready. with future devices, always write bits to 0. More information in 1.2 Conventional and the sequences of the control

11.5.6 CMU_HFXOSTARTUPCTRL - HFXO Startup Control

Offset		Bit Position		
0x02C	31 30 30 29 29 24 25 25 27 27 20 20 20 20 20 20 20 20 20 20 20 20 20	6 8 7 9 5 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7	0 0 0 7	0 0 4 0 7 - 0
Reset		0x0A0		0x20
Access		RW		RW
Name		CTUNE		IBTRIMXOCORE

Bit	Name	Reset	Access	Description
31:20	Reserved	To ensure o	compatibility (with future devices, always write bits to 0. More information in 1.2 Conven-
19:11	CTUNE	0x0A0	RW	Sets Oscillator Tuning Capacitance
				phase of the HFXO. Capacitance on HFXTAL_N and HFXTAL_P (pF) = e 25pF (CLmax ~12.5pF). CL(DNLmax)=50fF ~ 0.6ppm (12.5ppm/pF).
10:7	Reserved	To ensure o	compatibility (with future devices, always write bits to 0. More information in 1.2 Conven-
6:0	IBTRIMXOCORE	0x20	RW	Sets the Startup Oscillator Core Bias Current
			_	ne startup phase of the HFXO. Current (uA) = IBTRIMXOCORE X 40uA. cillator startup phase.

11.5.7 CMU_HFXOSTEADYSTATECTRL - HFXO Steady State Control

Offset			Bit Position		
0x030	30 30 29 28	27 26 25 24 23 23 23 20 20 20 20 20 20 20 20 20 20 20 20 20	91 18 17 19 19 11 19 11 11 11 11 11 11 11 11 11	10 9 8 7	0 0 4 8 7 - 0
Reset	0xA	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0x168	0xA	0x07
Access	RW	RW WW	RW	RW	RW
Name	REGISHUPPER	PEAKDETEN REGSELILOW	CTUNE	REGISH	IBTRIMXOCORE
Bit	Name	Reset Acces	s Description		

-	LL.	ш	<u> </u>		0	LL.	=
Bit	Name		Reset	Access	Description		
31:28	REGISHUPPE	:R	0xA	RW	Set Regulator Output Current + REGISHUPPER X 120uA	Level (shunt F	Regulator). Ish = 120uA
	Set to steady s	state val	ue of RE	EGISH + 3.			
27	Reserved		To ens tions	ure compatibility	with future devices, always write b	oits to 0. More in	formation in 1.2 Conven-
26	PEAKDETEN		0	RW	Enables Oscillator Peak Dete	ctors	
	Direct control a	allowed	when Pl	EAKDETSHUNT	OPTMODE=MANUAL and HFXO	is ready.	
25:24	REGSELILOW	/	0x3	RW	Controls Regulator Minimum Nominal	Shunt Current	Detection Relative to
	Steady state us	sed dur	ing HFX	O FSM. Direct co	ontrol allowed when PEAKDETSH	UNTOPTMODE	=MANUAL and HFXO is
23:20	Reserved		To ens tions	ure compatibility	with future devices, always write b	oits to 0. More in	formation in 1.2 Conven-
19:11	CTUNE		0x168	RW	Sets Oscillator Tuning Capac	itance	
	current optimiz	ation al	gorithms	s). Capacitance c	v state phase of the HFXO (as well on HFXTAL_N and HFXTAL_P (pF ax)=50fF ~ 0.6ppm (12.5ppm/pF).		
10:7	REGISH		0xA	RW	Sets the Steady State Regulat ulator)	tor Output Cur	rent Level (shunt Reg-
					y state phase of the HFXO. Direct n = 120uA + REGISH X 120uA.	control allowed	when PEAKDETSHUN-
6:0	IBTRIMXOCO	RE	0x07	RW	Sets the Steady State Oscillat	tor Core Bias C	Current.
	the peak dete	ction al	gorithm.	Direct control a	he steady state phase of the HFX0 llowed when PEAKDETSHUNTOI and 5 may only be high in the cry	PTMODE=MAN	UAL and HFXO is ready.

11.5.8 CMU_HFXOTIMEOUTCTRL - HFXO Timeout Control

Offset															Bi	t Po	sitio	on													
0x034	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	∞	7	9	2	4	က	2 4	- 0
Reset														2	0.00			2	¥ Š							9	000			0x7	
Access														2	2			7	≥ Y							2	<u>}</u>			RW	
Name														TICEMITTECTNILLO	_			TICEMITECTION								TINEDIT				STARTUPTIMEOUT	

Bit	Name	Reset	Access	Description
31:20	Reserved	To ensure co	ompatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
19:16	SHUNTOPTTIME- OUT	0x2	RW	Wait Duration in HFXO Shunt Current Optimization Wait State

Wait duration depends on the chosen XTAL (expected value is around 1 us). Program the desired duration measured in cycles of (at least) 83 ns.

Value	Mode	Description
0	2CYCLES	Timeout period of 2 cycles
1	4CYCLES	Timeout period of 4 cycles
2	16CYCLES	Timeout period of 16 cycles
3	32CYCLES	Timeout period of 32 cycles
4	256CYCLES	Timeout period of 256 cycles
5	1KCYCLES	Timeout period of 1024 cycles
6	2KCYCLES	Timeout period of 2048 cycles
7	4KCYCLES	Timeout period of 4096 cycles
8	8KCYCLES	Timeout period of 8192 cycles
9	16KCYCLES	Timeout period of 16384 cycles
10	32KCYCLES	Timeout period of 32768 cycles

15:12 PEAKDETTIMEOUT 0xA RW Wait Duration in HFXO Peak Detection Wait State

Wait duration depends on the chosen XTAL (expected value is between 25 us and 200 us). Program the desired duration measured in cycles of (at least) 83 ns.

Value	Mode	Description
0	2CYCLES	Timeout period of 2 cycles
1	4CYCLES	Timeout period of 4 cycles
2	16CYCLES	Timeout period of 16 cycles
3	32CYCLES	Timeout period of 32 cycles

Bit	Name	Reset	Access	Description						
	4	256CYCLES		Timeout period of 256 cycles						
	5	1KCYCLES		Timeout period of 1024 cycles						
	6	2KCYCLES		Timeout period of 2048 cycles						
	7	4KCYCLES		Timeout period of 4096 cycles						
	8	8KCYCLES		Timeout period of 8192 cycles						
	9	16KCYCLES		Timeout period of 16384 cycles						
	10	32KCYCLES		Timeout period of 32768 cycles						
11:8	Reserved	To ensure contions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-						
7:4	STEADYTIMEOUT	0x6	RW	Wait Duration in HFXO Startup Steady Wait State						

Wait duration depends on the chosen XTAL (expected value is around 100 us). Program the desired duration measured in cycles of (at least) 83 ns.

Value	Mode		Description
0	2CYCLES		Timeout period of 2 cycles
1	4CYCLES		Timeout period of 4 cycles
2	16CYCLES		Timeout period of 16 cycles
3	32CYCLES		Timeout period of 32 cycles
4	256CYCLES		Timeout period of 256 cycles
5	1KCYCLES		Timeout period of 1024 cycles
6	2KCYCLES		Timeout period of 2048 cycles
7	4KCYCLES		Timeout period of 4096 cycles
8	8KCYCLES		Timeout period of 8192 cycles
9	16KCYCLES		Timeout period of 16384 cycles
10	32KCYCLES		Timeout period of 32768 cycles
STARTUPTIMEOUT	0x7	RW	Wait Duration in HFXO Startup Enable Wait State

Wait duration depends on the chosen XTAL (expected value is between 100 us and 1600 us). Program the desired duration measured in cycles of (at least) 83 ns.

Value	Mode	Description
0	2CYCLES	Timeout period of 2 cycles
1	4CYCLES	Timeout period of 4 cycles
2	16CYCLES	Timeout period of 16 cycles
3	32CYCLES	Timeout period of 32 cycles
4	256CYCLES	Timeout period of 256 cycles
5	1KCYCLES	Timeout period of 1024 cycles
6	2KCYCLES	Timeout period of 2048 cycles
7	4KCYCLES	Timeout period of 4096 cycles
8	8KCYCLES	Timeout period of 8192 cycles

3:0

Bit	Name	Reset	Access	Description
	9	16KCYCLES		Timeout period of 16384 cycles
	10	32KCYCLES		Timeout period of 32768 cycles

11.5.9 CMU_LFXOCTRL - LFXO Control Register

Offset															Bi	t Po	siti	on														
0x038	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	ω	7	9	2	4	က	7	_	0
Reset		•	•	•			0x7					0		•	5	S	-	0		Ş	Z		Š) X			•		00×0			
Access							₽					₩ M			2	}	RW	₹		2	<u>}</u>		2	<u>}</u>					8 N			
Name							TIMEOUT					BUFCUR			<u>a</u>	Y 000	AGC	HIGHAMPL		21 4				MOUT T					TUNING			

Bit	Name	Reset	Access	Description
31:27	Reserved	To ensure o	compatibility (with future devices, always write bits to 0. More information in 1.2 Conven-
26:24	TIMEOUT	0x7	RW	LFXO Timeout

Configures the start-up delay for LFXO. Do not change while LFXO is enabled. When starting up the LFXO after it has been completely turned off, use the TIMEOUT setting required by the XTAL. If the LFXO has been retained on in EM4, then the TIMEOUT=2cycles configuration is also allowed when re-enabling the LFXO after EM4 exit (as it is still running).

	Value	Mode		Description							
	0	2CYCLES		Timeout period of 2 cycles							
	1	256CYCLES		Timeout period of 256 cycles							
	2	1KCYCLES		Timeout period of 1024 cycles							
	3	2KCYCLES		Timeout period of 2048 cycles							
	4	4KCYCLES		Timeout period of 4096 cycles							
	5	8KCYCLES		Timeout period of 8192 cycles							
	6	16KCYCLES		Timeout period of 16384 cycles							
	7	32KCYCLES		Timeout period of 32768 cycles							
23:21	Reserved	To ensure con tions	npatibility	y with future devices, always write bits to 0. More information in 1.2 Conven-							
20	BUFCUR	0	RW	LFXO Buffer Bias Current							
	The default value enabled.	is intended to cover	all use o	cases and reprogramming is not recommended. Do not change while LFXO is							
19:18	Reserved	To ensure con tions	npatibility	y with future devices, always write bits to 0. More information in 1.2 Conven-							
7:16	CUR	0x0	RW	LFXO Current Trim							
	The default value enabled.	is intended to cover	all use o	cases and reprogramming is not recommended. Do not change while LFXO is							
5	AGC	1	RW	LFXO AGC Enable							
	Set this bit to ena	ble automatic gain c	ontrol wh	hich limits XTAL oscillation amplitude. Do not change while LFXO is enabled.							
4	HIGHAMPL	0	RW	LFXO High XTAL Oscillation Amplitude Enable							
	Set this bit to ena	ble high XTAL oscilla	ation am	plitude. Do not change while LFXO is enabled.							
3	Reserved	To ensure con	npatibility	y with future devices, always write bits to 0. More information in 1.2 Conven-							

tions

Bit	Name	Reset	Access	Description							
12:11	GAIN	0x2	RW	LFXO Startup Gain							
	The optimal valu Studio for more i		artup margin o	depends on the chosen XTAL. Refer to the device data sheet or Simplicity							
10	Reserved	To ensure o	To ensure compatibility with future devices, always write bits to 0. More information in 1.2 C tions								
9:8	MODE	0x0	RW	LFXO Mode							
		written to LFXOE		LFXO. Do not change while LFXO is enabled. The oscillator setting takes SCENCMD. The oscillator setting is reset to default when 1 is written to							
	Value	Mode		Description							
	0	XTAL		32768 Hz crystal oscillator							
	1	BUFEXTC	_K	An AC coupled buffer is coupled in series with LFXTAL_N pin, suitable for external sinus wave (32768 Hz).							
	2	DIGEXTCL	K	Digital external clock on LFXTAL_N pin. Oscillator is effectively bypassed.							
7	Reserved	To ensure o	compatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-							
6:0	TUNING	0x00	RW	LFXO Internal Capacitor Array Tuning Value							
	Writing this field adjusts the internal load capacitance connected between LFXTAL_P and ground and LFXTAL_N and ground symmetrically (the higher the value, the higher the capacitance, the lower the frequency). Only increment or decrement by 1 LSB at a time.										

11.5.10 CMU_CALCTRL - Calibration Control Register

Offset					Ві	it Pos	ition							
0x050	29 30 37	27 26 25 24	23	20	19 19 14	19	υ 4	5 5	7 5	10	6	σ	- 0 0 4	e 2 - 0
Reset		0×0			000						6	5	0x0	0×0
Access		RW			RW						Ž	<u>}</u>	AS .	RW
Name		PRSDOWNSEL			PRSUPSEL						H		DOWNSEL	UPSEL
Bit	Name	Reset		Acces	s Descrip	tion								
31:28	Reserved	To ens tions	ure com	patibility	/ with future	devid	es, al	ways	write l	oits to	o 0. N	1ore	e information ii	n 1.2 Conven-
27:24	PRSDOWNSE	EL 0x0		RW	PRS Se	lect f	or PR	S Inpu	ıt Wh	en S	elect	ed	in DOWNSEL	
	Select PRS in	put for PRS base	ed calibr	ation. C	only change	when	calibr	ation	circuit	is of	ff.			
	Value	Mode			Descript	tion								
	0	PRSCI	H0		PRS Ch	annel	0 sele	ected	as inp	ut				
	1	PRSCI	H1		PRS Ch	annel	1 sele	ected	as inp	ut				
	2	PRSCI	H2		PRS Ch	annel	2 sele	ected	as inp	ut				
	3	PRSCI	H3		PRS Ch	annel	3 sele	ected	as inp	ut				
	4	PRSCI	H4		PRS Ch	annel	4 sele	ected	as inp	ut				
	5	PRSCI	H5		PRS Ch	annel	5 sele	ected	as inp	ut				
	6	PRSCI			PRS Ch				-					
	7	PRSCI			PRS Ch									
	8	PRSCI			PRS Ch				-					
	9	PRSCI			PRS Ch				-					
	10	PRSCI			PRS Ch					•				
	11	PRSCI	H11		PRS Ch	annei	11 se	lected	as in	put				
23:20	Reserved	To ens tions	ure com	oatibility	/ with future	devid	es, al	ways	write l	bits to	o 0. N	1ore	e information ii	n 1.2 Conven-
19:16	PRSUPSEL	0x0		RW	PRS Se	lect f	or PR	S Inpu	ut Wh	en S	elect	ed	in UPSEL	
	Select PRS in	put for PRS base	ed calibra	ation. C	only change	when	calibr	ation	circuit	is of	ff.			
	Value	Mode			Descript	tion								
	0	PRSCI	H0		PRS Ch	annel	0 sele	ected	as inp	ut				
	1	PRSCI	H1		PRS Ch	annel	1 sele	ected	as inp	ut				
	2	PRSCI	H2		PRS Ch	annel	2 sele	ected	as inp	ut				
	3	PRSCI			PRS Ch				-					
	4	PRSCI	H4		PRS Ch	annel	4 sele	ected	as inp	ut				

Bit	Name	Reset	A	
		110301	Access	Description
	5	PRSCH5		PRS Channel 5 selected as input
	6	PRSCH6		PRS Channel 6 selected as input
	7	PRSCH7		PRS Channel 7 selected as input
	8	PRSCH8		PRS Channel 8 selected as input
	9	PRSCH9		PRS Channel 9 selected as input
	10	PRSCH10		PRS Channel 10 selected as input
	11	PRSCH11		PRS Channel 11 selected as input
15:9	Reserved	To ensure contions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
8	CONT	0	RW	Continuous Calibration
	Set this bit to enable of	continuous calibr	ration	
7:4	DOWNSEL	0x0	RW	Calibration Down-counter Select
	Selects clock source f	or the calibration	n down-cou	unter. Only change when calibration circuit is off.
	Value	Mode		Description
	0	HFCLK		Select HFCLK for down-counter
	1	HFXO		Select HFXO for down-counter
	2	LFXO		Select LFXO for down-counter
	3	HFRCO		Select HFRCO for down-counter
	4	LFRCO		Select LFRCO for down-counter
	5	AUXHFRCO		Select AUXHFRCO for down-counter
	6	PRS		Select PRS input selected by PRSDOWNSEL as down-counter
3:0	UPSEL	0x0	RW	Calibration Up-counter Select
	Selects clock source f	or the calibration	n up-count	er. Only change when calibration circuit is off.
	Value	Mode		Description
	0	HFXO		Select HFXO as up-counter
	1	LFXO		Select LFXO as up-counter
	2	HFRCO		Select HFRCO as up-counter
	3	LFRCO		Select LFRCO as up-counter
	4	AUXHFRCO		Select AUXHFRCO as up-counter
	5	PRS		Select PRS input selected by PRSUPSEL as up-counter

11.5.11 CMU_CALCNT - Calibration Counter Register

Offset															Bi	t Po	siti	on														
0x054	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	5	_	t "	2	-	- 0
Reset							•																00000x0				•	•	•			·
Access																							RWH									
Name																							CALCNT									
Bit	Na	me					Re	set			Ac	ces	s I	Des	crip	tion																
31:20	Re	serv	ed				To tio		ure (com	pati	bility	v wit	th fu	ture	dev	rices	s, alv	vay.	s wr	ite b	its	to 0.	Мо	re i	nforr	nati	on	in 1	2 C	nv	en-
19:0	CA	LCN	1T				0x0	0000	00		RW	/H		Cali	brat	ion	Coı	unte	r													
	Wr	rite top value before calibration. Read calibration result from this register when Calibration Ready flag has been set.																														

11.5.12 CMU_OSCENCMD - Oscillator Enable/Disable Command Register

		_															5															
Offset															Bi	t Po	siti	on														
0x060	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	ω	7	9	5	4	က	2	_	0
Reset			'		'	'	•																0	0	0	0	0	0	0	0	0	0
Access																							W	W W	W	W	N K	W W	×	W	W	W1
Name																							LFXODIS	LFXOEN	LFRCODIS	LFRCOEN	AUXHFRCODIS	AUXHFRCOEN	HFXODIS	HFXOEN	HFRCODIS	HFRCOEN
Bit	Na	me					Re	set			Ac	ces	s l	Des	crip	tion																
31:10	Re	Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conven-																														

				N
Bit	Name	Reset	Access	Description
31:10	Reserved	To ensure contions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
9	LFXODIS	0	W1	LFXO Disable
				if written simultaneously. WARNING: Do not disable the LFXO if this oscil- n waking up from EM4 make sure EM4UNLATCH in EMU_CMD is set for
8	LFXOEN	0	W1	LFXO Enable
	Enables the LFXO. V	Vhen waking up	from EM4	make sure EM4UNLATCH in EMU_CMD is set for this to take effect
7	LFRCODIS	0	W1	LFRCO Disable
				ority if written simultaneously. WARNING: Do not disable the LFRCO if this When waking up from EM4 make sure EM4UNLATCH in EMU_CMD is set
6	LFRCOEN	0	W1	LFRCO Enable
	Enables the LFRCO.	When waking u	p from EM	4 make sure EM4UNLATCH in EMU_CMD is set for this to take effect
5	AUXHFRCODIS	0	W1	AUXHFRCO Disable
	Disables the AUXHF	RCO. AUXHFR	COEN has	higher priority if written simultaneously.
4	AUXHFRCOEN	0	W1	AUXHFRCO Enable
	Enables the AUXHFF	RCO.		
3	HFXODIS	0	W1	HFXO Disable
	Disables the HFXO. lator is selected as the			y if written simultaneously. WARNING: Do not disable the HFXO if this oscil-
2	HFXOEN	0	W1	HFXO Enable
	Enables the HFXO.			
1	HFRCODIS	0	W1	HFRCO Disable
	Disables the HFRCO oscillator is selected			ority if written simultaneously. WARNING: Do not disable the HFRCO if this
0	HFRCOEN	0	W1	HFRCO Enable
	Enables the HFRCO	•		

11.5.13 CMU_CMD - Command Register

Offset															Ві	it Po	siti	on														
0x064	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	ω	7	9	5	4	က	7	_	0
Reset			'		'		•		'		•					•	•									'	0	0			0	0
Access																											W	W			W	W
Name																											HFXOSHUNTOPTSTART	HFXOPEAKDETSTART			CALSTOP	CALSTART

Bit	Name	Reset	Access	Description							
31:6	Reserved	To ensure cor tions	mpatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-							
5	HFXOSHUNTOPT- START	0	W1	HFXO Shunt Current Optimization Start							
	Starts the HFXO Shu	nt Current Optin	nization and	d runs it one time.							
4	HFXOPEAKDET- START	0	W1 HFXO Peak Detection Start								
	Starts the HFXO peal	k detection and	runs it one	time.							
3:2	Reserved	To ensure cor tions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-							
1	CALSTOP	0	W1	Calibration Stop							
	Stops the calibration	counters.									
0	CALSTART	0	W1	Calibration Start							
	Starts the calibration,	effectively loadi	ng the CM	U_CALCNT into the down-counter and start decrementing.							

11.5.14 CMU_DBGCLKSEL - Debug Trace Clock Select

Offset	Bit Position		
0x070	4 4 5 6 6 6 7 8 8 8 9 10 <td< th=""><th>r 8 2</th><th>- 0</th></td<>	r 8 2	- 0
Reset			0x0
Access			AS N
Name			DBG

Bit	Name	Reset	Access	Description
31:1	Reserved	To ensure contions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
0:0	DBG	0x0	RW	Debug Trace Clock
	Select clock used for	or debug trace.		
	Value	Mode		Description
	0	AUXHFRCO		AUXHFRCO is the debug trace clock
	1	HFCLK		HFCLK is the debug trace clock

11.5.15 CMU_HFCLKSEL - High Frequency Clock Select Command Register

Offset	Bit Position	
0x074	31 31 32 33 33 34 35 35 35 35 35 35 35 35 35 35 35 35 35	0 1 2
Reset		0×0
Access		×
Name		<u></u> 生

Bit	Name	Reset	Access	Description
31:3	Reserved	To ensure cor tions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
2:0	HF	0x0	W1	HFCLK Select

Selects the clock source for HFCLK. Note that selecting an oscillator that is disabled will cause the system clock to stop. Check the status register and confirm that oscillator is ready before switching. If the system can deal with a temporarily stopped system clock, then it is okay to switch to an oscillator as soon as the status register indicates that the oscillator has been enabled successfully.

Value	Mode	Description
1	HFRCO	Select HFRCO as HFCLK
2	HFXO	Select HFXO as HFCLK
3	LFRCO	Select LFRCO as HFCLK
4	LFXO	Select LFXO as HFCLK
5	HFRCODIV2	Select HFRCO divided by 2 as HFCLK
7	CLKIN0	Select CLKIN0 as HFCLK

11.5.16 CMU_LFACLKSEL - Low Frequency A Clock Select Register

Offset															Bi	t Po	siti	on														
0x080	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	5	4	က	2	_	0
Reset																															0x0	
Access																															₩ M	
Name																															F	

Bit	Name	Reset	Access	Description
31:3	Reserved	To ensure cor tions	mpatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
2:0	LFA	0x0	RW	Clock Select for LFA
	Selects the clock so	urce for LFACLK.		
	Value	Mode		Description
	0	DISABLED		LFACLK is disabled
	1	LFRCO		LFRCO selected as LFACLK
	2	LFXO		LFXO selected as LFACLK
	4	ULFRCO		ULFRCO selected as LFACLK

11.5.17 CMU_LFBCLKSEL - Low Frequency B Clock Select Register

Offset															Bi	t Po	siti	on														
0x084	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	=	10	6	8	7	9	2	4	က	2	_	0
Reset																															000	
Access																															₩ N	
Name																															LFB	

Bit	Name	Reset	Access	Description
31:3	Reserved	To ensure co tions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
2:0	LFB	0x0	RW	Clock Select for LFB
	Selects the clock	k source for LFBCLK	ζ.	
	Value	Mode		Description
	0	DISABLED		LFBCLK is disabled
	1	LFRCO		LFRCO selected as LFBCLK
	2	LFXO		LFXO selected as LFBCLK
	3	HFCLKLE		HFCLK divided by two/four is selected as LFBCLK
	4	ULFRCO		ULFRCO selected as LFBCLK

11.5.18 CMU_LFECLKSEL - Low Frequency E Clock Select Register

Offset	Bit Position	
0x088	31 32 33 34 35 36 37 37 37 37 37 37 37 37 37 37 37 37 37	0 7 0
Reset		0x0
Access		A N
Name		LAE

Bit	Name	Reset	Access	Description
31:3	Reserved	To ensure tions	compatibility	with future devices, always write bits to 0. More information in 1.2 Conven-
2:0	LFE	0x0	RW	Clock Select for LFE
	Selects the clock	source for LFEC	LK. When wa	king up from EM4 make sure EM4UNLATCH in EMU_CMD is set for this to

Selects the clock source for LFECLK. When waking up from EM4 make sure EM4UNLATCH in EMU_CMD is set for this to take effect

Value	Mode	Description
0	DISABLED	LFECLK is disabled
1	LFRCO	LFRCO selected as LFECLK
2	LFXO	LFXO selected as LFECLK
4	ULFRCO	ULFRCO selected as LFECLK

11.5.19 CMU STATUS - Status Register

11.5.19	CIVIU	_31	AIL	JO -	Sia	เนร	Reg	JISTE	er																							
Offset															Bi	t Po	ositi	on														
0x090	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	41	13	12	7	10	6	∞	7	9	5	4	က	2	_	0
Reset			0	0	0	0	0	0	0	0	0					_							0	0	0	0	0	0	0	0	-	_
Access			22	2	2	2	22	2	22	2	2					2							~	2	2	2	2	2	2	22	~	~
Name			ULFRCOPHASE	LFRCOPHASE	LFXOPHASE	HFXOREGILOW	HFXOAMPLOW	HFXOAMPHIGH	HFXOSHUNTOPTRDY	HFXOPEAKDETRDY	HFXOREQ					CALRDY							LFXORDY	LFXOENS	LFRCORDY	LFRCOENS	AUXHFRCORDY	AUXHFRCOENS	HFXORDY	HFXOENS	HFRCORDY	HFRCOENS
Bit	Na	me					Re	set			Ac	ces	s	Des	crip	tior	1															
31:30	Re	serv	red				То	ens	ure	com	pati	bility	y wii	th fu	ture	dev	/ices	s, alı	way	s wr	ite b	its t	o 0.	Мо	re in	forn	natio	on in	1.2	Col	nver	7-

		. - - - -		
Bit	Name	Reset	Access	Description
31:30	Reserved	To ensure com tions	npatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
29	ULFRCOPHASE	0	R	ULFRCO Clock Phase
	Used to determine if	ULFRCO is in hig	gh or low p	phase.
28	LFRCOPHASE	0	R	LFRCO Clock Phase
	Used to determine if	LFRCO is in high	or low ph	ase.
27	LFXOPHASE	0	R	LFXO Clock Phase
	Used to determine if	LFXO is in high o	or low phas	se.
26	HFXOREGILOW	0	R	HFXO Regulator Shunt Current Too Low
	HFXO regulator shun CMU_HFXOSTEADY			ing PEAKDETSHUNTOPTMODE=MANUAL, the REGISH value in ned up by 1 LSB.
25	HFXOAMPLOW	0	R	HFXO Amplitude Tuning Value Too Low
	HFXO oscillation amp			ng PEAKDETSHUNTOPTMODE=MANUAL, the IBTRIMXOCORE value in ned up by 1 LSB.
24	HFXOAMPHIGH	0	R	HFXO Oscillation Amplitude is Too High
	HFXO oscillation amp			sing PEAKDETSHUNTOPTMODE=MANUAL, the IBTRIMXOCORE value in ned down by 1 LSB.
23	HFXOSHUNTOPTR- DY	0	R	HFXO Shunt Current Optimization Ready
	HFXO shunt current of	optimization is re	ady.	
22	HFXOPEAKDETRDY	′ 0	R	HFXO Peak Detection Ready
	HFXO peak detection	is ready.		
21	HFXOREQ	0	R	HFXO is Required By Hardware
		HFXO can be pe	rformed a	d HFXO should typically not be disabled or deselected. Whether disabling nd whether this leads to setting of HFXODISERR depends on whether the
20:17	Reserved	To ensure contions	npatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-

Bit	Name	Reset	Access	Description
16	CALRDY	1	R	Calibration Ready
	Calibration is Ready	(0 when calibrat	tion is ongo	ing).
15:10	Reserved	To ensure co	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
9	LFXORDY	0	R	LFXO Ready
	LFXO is enabled and	d start-up time ha	as exceede	d.
8	LFXOENS	0	R	LFXO Enable Status
	LFXO is enabled (sh	ows disabled sta	atus if EM4	repaint is required).
7	LFRCORDY	0	R	LFRCO Ready
	LFRCO is enabled a	nd start-up time	has exceed	ded.
6	LFRCOENS	0	R	LFRCO Enable Status
	LFRCO is enabled (s	shows disabled	status if EM	4 repaint is required).
5	AUXHFRCORDY	0	R	AUXHFRCO Ready
	AUXHFRCO is enab	led and start-up	time has ex	xceeded.
4	AUXHFRCOENS	0	R	AUXHFRCO Enable Status
	AUXHFRCO is enab	led.		
3	HFXORDY	0	R	HFXO Ready
	HFXO is enabled and	d start-up time h	as exceede	ed.
2	HFXOENS	0	R	HFXO Enable Status
	HFXO is enabled.			
1	HFRCORDY	1	R	HFRCO Ready
	HFRCO is enabled a	and start-up time	has excee	ded.
0	HFRCOENS	1	R	HFRCO Enable Status
	HFRCO is enabled.			

11.5.20 CMU_HFCLKSTATUS - HFCLK Status Register

Offset					Bit Position	
0x094	30 30 28	27 26 26	25 24 23	22 23 24	5 8 7 1 <td>0 7 5</td>	0 7 5
Reset						0x1
Access						ď
Name						SELECTED
Bit	Name		Reset	Access	Description	
31:3	Reserved		To ensure o	ompatibility	with future devices, always write bits to 0. More information in 1.2	Conven-
2:0	SELECTED		0x1	R	HFCLK Selected	
	Clock selecte	ed as HF	CLK clock so	urce.		
	Value		Mode		Description	
	1		HFRCO		HFRCO is selected as HFCLK clock source	
	2		HFXO		HFXO is selected as HFCLK clock source	
	3		LFRCO		LFRCO is selected as HFCLK clock source	
	4		LFXO		LFXO is selected as HFCLK clock source	
	5		HFRCODIV	2	HFRCO divided by 2 is selected as HFCLK clock source	
	7		CLKIN0		CLKIN0 is selected as HFCLK clock source	

11.5.21 CMU_HFXOTRIMSTATUS - HFXO Trim Status

Offset															Bi	t Po	siti	on														
0x09C	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	5	4	က	2	_	0
Reset											•		•						•					K X O					0x0		·	
Access																							ſ	Y					œ			
Name																							- - - - - - -	KEGISH					IBTRIMXOCORE			

Bit	Name	Reset	Access	Description
31:11	Reserved	To ensure c	compatibility (with future devices, always write bits to 0. More information in 1.2 Conven-
10:7	REGISH	0xA	R	Value of REGISH Found By Automatic HFXO Shunt Current Optimization Algorithm
	Can be used as initiagagain.	al value for RE	GISH value i	n the CMU_HFXOSTEADYSTATECTRL register if HFXO is to be started
6:0	IBTRIMXOCORE	0x00	R	Value of IBTRIMXOCORE Found By Automatic HFXO Peak Detection Algorithm
	Can be used as initiaggain.	al value for IBT	RIMXOCOR	E in the CMU_HFXOSTEADYSTATECTRL register if HFXO is to be started

11.5.22 CMU_IF - Interrupt Flag Register

Offset														Bi	t Po	sitio	n _														
0x0A0	31	30	59	78	27	26	25	23	22	21	20	19	8	17	16	15	4	13	12	7	10	6	80	7	9	2	4	က	2	_	0
Reset	0		0	0	0			1,,		' '	,,,						0	0	0	0	0	0	0		0	0	0	0	0	0	_
Access	2		œ	2	œ												r	<u>~</u>	2	~	2	2	œ		2	œ	œ	2	2	2	2
Name	CMUERR		ULFRCOEDGE	LFRCOEDGE	LFXOEDGE												I EKK	-	HFXOSHUNTOPTRDY	HFXOPEAKDETRDY	HFXOPEAKDETERR	HFXOAUTOSW	HFXODISERR		CALOF	CALRDY	AUXHFRCORDY	LFXORDY	LFRCORDY	HFXORDY	HFRCORDY
Bit	Na	me					Reset			Ac	ces	s	Des	crip	tion																
31	CN	1UEI	RR				0			R			СМ	J Er	ror l	nterr	up	t Fla	ag												
	Se	t upo	on ill	lega	I CN	/IU v	vrite at	emp	t (e	.g. w	ritin	g C	MU_	LFF	RCO	CTRI	_ W	hile	LFF	RCC	BS	Y is	set)).							
30	Re	serv	⁄ed				To ens	sure	con	npati	bility	/ Wit	th fu	ture	devi	ces,	alw	/ays	s wr	ite b	its t	o 0.	Moi	re in	forn	natic	n in	1.2	Co.	nvei	1-
29	UL	FRC	OE	DGE	Ξ		0			R			ULF	RC) Cl	ock E	Ξdς	je D	ete	cted	d Int	terri	upt	Flag	j						
	Se	ts w	hen	ULF	FRC	O cl	ock sw	itche	es p	hase	s.																				
28	LF	RCC	DED	GE			0			R			LFR	СО	Cloc	k Ec	lge	De	tec	ted	Inte	rrup	ot FI	ag							
	Se	ts w	hen	LFF	RCO	clo	ck swit	ches	pha	ases																					
27	LF	XOE	DG	E			0			R			LFX	οс	lock	Edg	e C	ete	ecte	d In	terr	upt	Fla	g							
	Se	ts w	hen	LFX	(O c	lock	switch	es p	has	es.																					
26:15	Re	serv	/ed				To ens	sure	con	npati	bility	/ Wil	th fu	ture	devi	ces,	alw	ays	s wr	ite b	its t	o 0.	Мог	re in	forn	natic	n in	1.2	Co.	nvei	1-
14	LF	TIMI	EOL	JTE	RR		0			R			Low	Fre	que	ncy	Tim	1eo	ut E	rroi	' Int	erru	ıpt F	-lag							
							of CM							oefo	re th	e coi	mbi	ined	ST	AR1	ΓUΡ	TIM	EOl	JT p	lus	STE	AD'	YTI	MEC	UT	of
13	HF	RCC	ODIS	3			0			R			HFR	CO	Disa	ble	Inte	erru	ıpt I	Flag											
	Se	t wh	en a	rur	ning	g HF	RCO i	s dis	able	ed be	ecau	ise (of au	ıtom	atic	HFX	O s	tart	and	d sel	ecti	on.									
12	HF DY	XOS	SHU	NTO	OPT	R-	0			R			HFX	O A	utor	natio	: SI	hun	t Cı	ırre	nt C	ptii	miza	ation	n Re	eady	/ Int	erru	ıpt F	Flag	
	Se	t wh	en a	uto	mati	с Н	FXO sh	unt (curr	ent c	ptin	niza	tion	is re	ady.																
11	HF	XOF	PEA	KDE	TRI	DY	0			R			HFX	OA	utor	natio	P	eak	Det	ecti	ion	Rea	dy I	ntei	rrup	t Fla	ag				
	Se	t wh	en a	uto	mati	с Н	FXO pe	ak d	lete	ction	is r	ead	у																		
10	HF	XOF	PEA	KDE	TEI	R	0			R			HFX	O A	utor	natio	Pe	eak	Det	ecti	on	Erro	or In	terr	upt	Fla	g				
	Se	t wh	en a	uto	mati	с Н	FXO pe	ak d	lete	ction	faile	ed.																			

HFXO Automatic Switch Interrupt Flag

HFXOAUTOSW

0

R

Set when automatic selection of HFXO causes a switch of the source clock used for HFCLKSRC.

9

Bit	Name	Reset	Access	Description
8	HFXODISERR	0	R	HFXO Disable Error Interrupt Flag
	Set when software to not disabled/deseled		select the I	HFXO in case the automatic enable/select reason is met. The HFXO was
7	Reserved	To ensure contions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
6	CALOF	0	R	Calibration Overflow Interrupt Flag
	Set when calibration	overflow has oc	curred (i.e.	if a new calibration completes before CMU_CALCNT has been read).
5	CALRDY	0	R	Calibration Ready Interrupt Flag
	Set when calibration	is completed.		
4	AUXHFRCORDY	0	R	AUXHFRCO Ready Interrupt Flag
	Set when AUXHFRO	CO is ready (star	t-up time ex	cceeded).
3	LFXORDY	0	R	LFXO Ready Interrupt Flag
	Set when LFXO is re	ady (start-up tim	ne exceede	d). LFXORDY can be used as wake-up interrupt.
2	LFRCORDY	0	R	LFRCO Ready Interrupt Flag
	Set when LFRCO is	ready (start-up t	ime exceed	led). LFRCORDY can be used as wake-up interrupt.
1	HFXORDY	0	R	HFXO Ready Interrupt Flag
	Set when HFXO is re	eady (start-up tin	ne exceede	ed).
0	HFRCORDY	1	R	HFRCO Ready Interrupt Flag
	Set when HFRCO is	ready (start-up t	ime exceed	ded).

11.5.23 CMU_IFS - Interrupt Flag Set Register

Offset															Ві	it Po	siti	on														
0x0A4	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	ω	7	9	5	4	က	2	_	0
Reset	0		0	0	0				•						•	•		0	0	0	0	0	0	0		0	0	0	0	0	0	0
Access	W 1		×	N 1	×													×	W	×	W	×	W 1	×		×	×	N 1	N N	W 1	W M	M
Name	CMUERR		ULFRCOEDGE	LFRCOEDGE	LFXOEDGE													LFTIMEOUTERR	HFRCODIS	HFXOSHUNTOPTRDY	HFXOPEAKDETRDY	HFXOPEAKDETERR	HFXOAUTOSW	HFXODISERR		CALOF	CALRDY	AUXHFRCORDY	LFXORDY	LFRCORDY	HFXORDY	HFRCORDY

	CMU ULFR LFXC			HFX(LFX(LFX(HFX(HFX(HFX(HFX(HFX(HFX(HFX(H
Bit	Name	Reset	Access	Description
31	CMUERR	0	W1	Set CMUERR Interrupt Flag
	Write 1 to set the CM	UERR interrupt	flag	
30	Reserved	To ensure contions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
29	ULFRCOEDGE	0	W1	Set ULFRCOEDGE Interrupt Flag
	Write 1 to set the ULF	RCOEDGE inte	rrupt flag	
28	LFRCOEDGE	0	W1	Set LFRCOEDGE Interrupt Flag
	Write 1 to set the LFF	RCOEDGE interr	upt flag	
27	LFXOEDGE	0	W1	Set LFXOEDGE Interrupt Flag
	Write 1 to set the LFX	(OEDGE interru	ot flag	
26:15	Reserved	To ensure contions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
14	LFTIMEOUTERR	0	W1	Set LFTIMEOUTERR Interrupt Flag
	Write 1 to set the LFT	IMEOUTERR in	terrupt flag	1
13	HFRCODIS	0	W1	Set HFRCODIS Interrupt Flag
	Write 1 to set the HFF	RCODIS interrup	t flag	
12	HFXOSHUNTOPTR- DY	0	W1	Set HFXOSHUNTOPTRDY Interrupt Flag
	Write 1 to set the HFX	KOSHUNTOPTF	RDY interru	pt flag
11	HFXOPEAKDETRDY	0	W1	Set HFXOPEAKDETRDY Interrupt Flag
	Write 1 to set the HFX	KOPEAKDETRD	Y interrupt	flag
10	HFXOPEAKDETERR	. 0	W1	Set HFXOPEAKDETERR Interrupt Flag
	Write 1 to set the HFX	KOPEAKDETER	R interrupt	flag
9	HFXOAUTOSW	0	W1	Set HFXOAUTOSW Interrupt Flag
	Write 1 to set the HFX	KOAUTOSW inte	errupt flag	
8	HFXODISERR	0	W1	Set HFXODISERR Interrupt Flag
	Write 1 to set the HFX	KODISERR inter	rupt flag	

Dif	Name	Reset	A 00000	Description
Bit			Access	Description
7	Reserved	To ensure col	mpatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
6	CALOF	0	W1	Set CALOF Interrupt Flag
	Write 1 to set the CA	LOF interrupt fla	ıg	
5	CALRDY	0	W1	Set CALRDY Interrupt Flag
	Write 1 to set the CA	LRDY interrupt t	lag	
4	AUXHFRCORDY	0	W1	Set AUXHFRCORDY Interrupt Flag
	Write 1 to set the AU	XHFRCORDY in	nterrupt flag	I
3	LFXORDY	0	W1	Set LFXORDY Interrupt Flag
	Write 1 to set the LF	XORDY interrup	t flag	
2	LFRCORDY	0	W1	Set LFRCORDY Interrupt Flag
	Write 1 to set the LF	RCORDY interru	pt flag	
1	HFXORDY	0	W1	Set HFXORDY Interrupt Flag
	Write 1 to set the HF	XORDY interrup	t flag	
0	HFRCORDY	0	W1	Set HFRCORDY Interrupt Flag
	Write 1 to set the HF	RCORDY interru	upt flag	

11.5.24 CMU_IFC - Interrupt Flag Clear Register

11.0.24	J.1 O	-'' `	•		·up	٠	ug C	, iou	,	9.00																						
Offset															Ві	it Po	siti	on														
0x0A8	31	30	29	28	27	26	25	24	23	22	21	20	19	9	17	16	15	4	13	12	7	10	6	∞	7	9	2	4	3	2	_	0
Reset	0		0	0	0		•									•		0	0	0	0	0	0	0		0	0	0	0	0	0	0
Access	(R)W1		(R)W1	(R)W1	(R)W1													(R)W1	(R)W1	(R)W1	(R)W1	(R)W1	(R)W1	(R)W1		(R)W1	(R)W1	(R)W1	(R)W1	(R)W1	(R)W1	(R)W1
Name	CMUERR		ULFRCOEDGE	LFRCOEDGE	LFXOEDGE													LFTIMEOUTERR	HFRCODIS	HFXOSHUNTOPTRDY	HFXOPEAKDETRDY	HFXOPEAKDETERR	HFXOAUTOSW	HFXODISERR		CALOF	CALRDY	AUXHFRCORDY	LFXORDY	LFRCORDY	HFXORDY	HFRCORDY
Bit	Na	me					Re	set			Ac	ces	s l	Des	crip	tion																
24	CN	41.15					_				(D)	11/4		01				14		4 F												

	CMUER ULFRCO LFRCO			LFTIME HFXCO HFXCO HFXOD HFXOD HFXOD CALOF CALOF CALOF CALOF CALOF HFXOD HFXOD
Bit	Name	Reset	Access	Description
31	CMUERR	0	(R)W1	Clear CMUERR Interrupt Flag
	Write 1 to clear the 0 (This feature must be			ading returns the value of the IF and clears the corresponding interrupt flags
30	Reserved	To ensure co	mpatibility ı	with future devices, always write bits to 0. More information in 1.2 Conven-
29	ULFRCOEDGE	0	(R)W1	Clear ULFRCOEDGE Interrupt Flag
	Write 1 to clear the L flags (This feature m			g. Reading returns the value of the IF and clears the corresponding interrupt MSC.).
28	LFRCOEDGE	0	(R)W1	Clear LFRCOEDGE Interrupt Flag
	Write 1 to clear the L flags (This feature m			Reading returns the value of the IF and clears the corresponding interrupt MSC.).
27	LFXOEDGE	0	(R)W1	Clear LFXOEDGE Interrupt Flag
	Write 1 to clear the L flags (This feature m			Reading returns the value of the IF and clears the corresponding interrupt MSC.).
26:15	Reserved	To ensure co	mpatibility (with future devices, always write bits to 0. More information in 1.2 Conven-
14	LFTIMEOUTERR	0	(R)W1	Clear LFTIMEOUTERR Interrupt Flag
	Write 1 to clear the L rupt flags (This featu			lag. Reading returns the value of the IF and clears the corresponding inter-y in MSC.).
13	HFRCODIS	0	(R)W1	Clear HFRCODIS Interrupt Flag
	Write 1 to clear the F flags (This feature m			eading returns the value of the IF and clears the corresponding interrupt MSC.).
12	HFXOSHUNTOPTR DY	. 0	(R)W1	Clear HFXOSHUNTOPTRDY Interrupt Flag
	Write 1 to clear the Hinterrupt flags (This f			rrupt flag. Reading returns the value of the IF and clears the corresponding obally in MSC.).
11	HFXOPEAKDETRD	/ 0	(R)W1	Clear HFXOPEAKDETRDY Interrupt Flag
	Write 1 to clear the Hinterrupt flags (This f			upt flag. Reading returns the value of the IF and clears the corresponding obally in MSC.).

Bit	Name	Reset	Access	Description
10	HFXOPEAKDETER	₹ 0	(R)W1	Clear HFXOPEAKDETERR Interrupt Flag
	Write 1 to clear the Finterrupt flags (This f			upt flag. Reading returns the value of the IF and clears the corresponding obally in MSC.).
9	HFXOAUTOSW	0	(R)W1	Clear HFXOAUTOSW Interrupt Flag
	Write 1 to clear the Frupt flags (This featu			g. Reading returns the value of the IF and clears the corresponding inter- y in MSC.).
8	HFXODISERR	0	(R)W1	Clear HFXODISERR Interrupt Flag
	Write 1 to clear the F flags (This feature m			. Reading returns the value of the IF and clears the corresponding interrupt <i>I</i> ISC.).
7	Reserved	To ensure co tions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
6	CALOF	0	(R)W1	Clear CALOF Interrupt Flag
	Write 1 to clear the 0 (This feature must be			ng returns the value of the IF and clears the corresponding interrupt flags .
5	CALRDY	0	(R)W1	Clear CALRDY Interrupt Flag
	Write 1 to clear the 0 (This feature must be			ding returns the value of the IF and clears the corresponding interrupt flags .
4	AUXHFRCORDY	0	(R)W1	Clear AUXHFRCORDY Interrupt Flag
	Write 1 to clear the A rupt flags (This featu			ag. Reading returns the value of the IF and clears the corresponding inter-y in MSC.).
3	LFXORDY	0	(R)W1	Clear LFXORDY Interrupt Flag
	Write 1 to clear the L flags (This feature m			ading returns the value of the IF and clears the corresponding interrupt ASC.).
2	LFRCORDY	0	(R)W1	Clear LFRCORDY Interrupt Flag
	Write 1 to clear the L flags (This feature m			Reading returns the value of the IF and clears the corresponding interrupt MSC.).
1	HFXORDY	0	(R)W1	Clear HFXORDY Interrupt Flag
	Write 1 to clear the F flags (This feature m			eading returns the value of the IF and clears the corresponding interrupt MSC.).
0	HFRCORDY	0	(R)W1	Clear HFRCORDY Interrupt Flag
	Write 1 to clear the F flags (This feature m	HFRCORDY inte	errupt flag. F globally in N	Reading returns the value of the IF and clears the corresponding interrupt ASC.).

11.5.25 CMU IEN - Interrupt Enable Register

11.5.25	JIVIU	_' ='	N - I	ntei	rup	. =	парі	e Ke	gis	ter																						
Offset															Bi	t Po	siti	on														
0x0AC	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	ω	7	9	5	4	က	2	_	0
Reset	0		0	0	0				•		•				•		•	0	0	0	0	0	0	0		0	0	0	0	0	0	0
Access	R W		₩ M	RW	₽													₩ M	RW	₽	₽	R M	₽	₽		₩ M	₽	₩ M	₽	Z.	₩	RW
Name	CMUERR		ULFRCOEDGE	LFRCOEDGE	LFXOEDGE													LFTIMEOUTERR	HFRCODIS	HFXOSHUNTOPTRDY	HFXOPEAKDETRDY	HFXOPEAKDETERR	HFXOAUTOSW	HFXODISERR		CALOF	CALRDY	AUXHFRCORDY	LFXORDY	LFRCORDY	HFXORDY	HFRCORDY
Bit	Na	me					Re	set			Ac	cess	s I	Des	crip	tion																
31	CN	1UE	RR				0				RW	/	(СМ	JER	R In	iteri	upt	Ena	able)											

	OM LFR			F F F F F F F F F F
Bit	Name	Reset	Access	Description
31	CMUERR	0	RW	CMUERR Interrupt Enable
	Enable/disable the C	MUERR interrup	t	
30	Reserved	To ensure con tions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
29	ULFRCOEDGE	0	RW	ULFRCOEDGE Interrupt Enable
	Enable/disable the U	LFRCOEDGE in	terrupt	
28	LFRCOEDGE	0	RW	LFRCOEDGE Interrupt Enable
	Enable/disable the LF	RCOEDGE inte	rrupt	
27	LFXOEDGE	0	RW	LFXOEDGE Interrupt Enable
	Enable/disable the LF	XOEDGE interr	upt	
26:15	Reserved	To ensure con tions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
14	LFTIMEOUTERR	0	RW	LFTIMEOUTERR Interrupt Enable
	Enable/disable the LF	TIMEOUTERR	interrupt	
13	HFRCODIS	0	RW	HFRCODIS Interrupt Enable
	Enable/disable the H	FRCODIS interru	ıpt	
12	HFXOSHUNTOPTR- DY	0	RW	HFXOSHUNTOPTRDY Interrupt Enable
	Enable/disable the H	FXOSHUNTOPT	RDY inter	rupt
11	HFXOPEAKDETRDY	′ 0	RW	HFXOPEAKDETRDY Interrupt Enable
	Enable/disable the H	FXOPEAKDETR	DY interru	pt
10	HFXOPEAKDETERR	2 0	RW	HFXOPEAKDETERR Interrupt Enable
	Enable/disable the H	FXOPEAKDETE	RR interru	pt
9	HFXOAUTOSW	0	RW	HFXOAUTOSW Interrupt Enable
	Enable/disable the H	FXOAUTOSW in	iterrupt	
8	HFXODISERR	0	RW	HFXODISERR Interrupt Enable
	Enable/disable the H	FXODISERR inte	errupt	
		·		

Bit	Name	Reset	Access	Description
7	Reserved	To ensure contions	mpatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
6	CALOF	0	RW	CALOF Interrupt Enable
	Enable/disable the C	CALOF interrupt		
5	CALRDY	0	RW	CALRDY Interrupt Enable
	Enable/disable the C	CALRDY interrup	t	
4	AUXHFRCORDY	0	RW	AUXHFRCORDY Interrupt Enable
	Enable/disable the A	UXHFRCORDY	interrupt	
3	LFXORDY	0	RW	LFXORDY Interrupt Enable
	Enable/disable the L	FXORDY interru	pt	
2	LFRCORDY	0	RW	LFRCORDY Interrupt Enable
	Enable/disable the L	FRCORDY inter	rupt	
1	HFXORDY	0	RW	HFXORDY Interrupt Enable
	Enable/disable the H	IFXORDY interru	ıpt	
0	HFRCORDY	0	RW	HFRCORDY Interrupt Enable
	Enable/disable the H	IFRCORDY inter	rupt	

11.5.26 CMU_HFBUSCLKEN0 - High Frequency Bus Clock Enable Register 0

Offset															Bi	t Po	siti	on														
0x0B0	31	30	29	28	27	26	25	24	23	22	21	20	19	8	17	16	15	4	13	12	7	10	6	ω	7	9	2	4	က	7	_	0
Reset																											0	0	0	0	0	0
Access																											₽	₽	₽	₽	₩	RW
Name																											GPCRC	LDMA	PRS	GPIO	CRYPT00	LE

D'4	N	B	•	Book Control of the C
Bit	Name	Reset	Access	Description
31:6	Reserved	To ensure contions	npatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
5	GPCRC	0	RW	General Purpose CRC Clock Enable
	Set to enable the clos	ck for GPCRC.		
4	LDMA	0	RW	Linked Direct Memory Access Controller Clock Enable
	Set to enable the clos	ck for LDMA.		
3	PRS	0	RW	Peripheral Reflex System Clock Enable
	Set to enable the clos	ck for PRS.		
2	GPIO	0	RW	General purpose Input/Output Clock Enable
	Set to enable the cloc	ck for GPIO.		
1	CRYPTO0	0	RW	Advanced Encryption Standard Accelerator 0 Clock Enable
	Set to enable the cloc	ck for CRYPTO0		
0	LE	0	RW	Low Energy Peripheral Interface Clock Enable
	Set to enable the clos	ck for LE. Interfa	ce used for	bus access to Low Energy peripherals.

11.5.27 CMU_HFPERCLKEN0 - High Frequency Peripheral Clock Enable Register 0

Offset															Bi	t Po	siti	on														
0x0C0	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	=	10	6	ω	7	9	2	4	က	2	_	0
Reset				•							•						•			•	0	0	0	0	0	0	0	0	0	0	0	0
Access																					R M	M	RW	Z.	M	₽	Σ	₩ M	Σ	₽	₽	RW
Name																					IDAC0	VDAC0	ADC0	12C0	CRYOTIMER	ACMP1	ACMP0	USART1	USARTO	WTIMERO	TIMER1	TIMERO

Bit	Name	Reset	Access	Description
31:12	Reserved	To ensure com tions	patibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
11	IDAC0	0	RW	Current Digital to Analog Converter 0 Clock Enable
	Set to enable the c	lock for IDAC0.		
10	VDAC0	0	RW	Digital to Analog Converter 0 Clock Enable
	Set to enable the c	lock for VDAC0.		
9	ADC0	0	RW	Analog to Digital Converter 0 Clock Enable
	Set to enable the c	lock for ADC0.		
8	I2C0	0	RW	I2C 0 Clock Enable
	Set to enable the c	lock for I2C0.		
7	CRYOTIMER	0	RW	CryoTimer Clock Enable
	Set to enable the c	lock for CRYOTIME	R.	
6	ACMP1	0	RW	Analog Comparator 1 Clock Enable
	Set to enable the c	lock for ACMP1.		
5	ACMP0	0	RW	Analog Comparator 0 Clock Enable
	Set to enable the c	lock for ACMP0.		
4	USART1	0	RW	Universal Synchronous/Asynchronous Receiver/Transmitter 1 Clock Enable
	Set to enable the c	lock for USART1.		
3	USART0	0	RW	Universal Synchronous/Asynchronous Receiver/Transmitter 0 Clock Enable
	Set to enable the c	lock for USART0.		
2	WTIMER0	0	RW	Wide Timer 0 Clock Enable
	Set to enable the c	lock for WTIMER0.		
1	TIMER1	0	RW	Timer 1 Clock Enable
	Set to enable the c	lock for TIMER1.		
0	TIMER0	0	RW	Timer 0 Clock Enable
	Set to enable the c	lock for TIMER0.		

11.5.28 CMU_HFRADIOALTCLKEN0 - High Frequency Alternate Radio Peripheral Clock Enable Register 0

Offset	Bit Position
0x0CC	33 34 36 37 38 38 39 30 31 31 32 33 34 35 36 37 38 39 40
Reset	
Access	
Name	

Bit	Name	Reset	Access	Description
31:0	Reserved	To ensure com tions	npatibility w	vith future devices, always write bits to 0. More information in 1.2 Conven-

11.5.29 CMU_LFACLKEN0 - Low Frequency a Clock Enable Register 0 (Async Reg)

Offset															Ві	t Po	siti	on														
0x0E0	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	1	10	6	8	7	9	5	4	က	2	_	0
Reset		•	•			•									•			•						•		•	•	•			0	0
Access																															Z M	R M M
Name																															LESENSE	LETIMERO

Bit	Name	Reset	Access	Description
31:2	Reserved	To ensure con tions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
1	LESENSE	0	RW	Low Energy Sensor Interface Clock Enable
	Set to enable the cloc	k for LESENSE.		
0	LETIMER0	0	RW	Low Energy Timer 0 Clock Enable
	Set to enable the cloc	k for LETIMER0		

11.5.30 CMU_LFBCLKEN0 - Low Frequency B Clock Enable Register 0 (Async Reg)

Offset															Bi	t Pc	siti	on														
0x0E8	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	2	4	က	7	_	0
Reset		•			'	•						•	'														'	•	'	<u> </u>	0	0
Access																															₽	Z N
Name																															LEUART0	SYSTICK

Bit	Name	Reset	Access	Description
31:2	Reserved	To ensure con tions	npatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
1	LEUART0	0	RW	Low Energy UART 0 Clock Enable
	Set to enable the cloc	k for LEUART0.		
0	SYSTICK	0	RW	Clock Enable
	Set to enable the cloc	k for SYSTICK.		

11.5.31 CMU_LFECLKEN0 - Low Frequency E Clock Enable Register 0 (Async Reg)

2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	- 0
	0
	RW
	RTCC
25	2 2

Bit	Name	Reset	Access	Description
31:1	Reserved	To ensure o	compatibility	with future devices, always write bits to 0. More information in 1.2 Conven-
0	RTCC	0	RW	Real-Time Counter and Calendar Clock Enable
	Set to enable the o	clock for RTCC.		

11.5.32 CMU_HFPRESC - High Frequency Clock Prescaler Register

Offset		Bit Position	
0x100	31 30 29 28 27 27 26 26 25	24 45 26 27 27 27 28 29 41 41 41 41 41 42 43 44 45 46 47 47 48 49 40 41 41 42 43 44 45 46 47 48 49 40 40 40 40 40 41 42 <th>1 1 1 0 0 0 8 7 0 0 0 0 0 0 0</th>	1 1 1 0 0 0 8 7 0 0 0 0 0 0 0
Reset		000	00×0
Access		WA WA	XX.
Name		HFCLKLEPRESC	PRESC

				·
Bit	Name	Reset	Access	Description
31:25	Reserved	To ensure co	ompatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
24:24	HFCLKLEPRESC	0x0	RW	HFCLKLE Prescaler
	Specifies the clock d	ivider for HFCL	KLE.	
	Value	Mode		Description
	0	DIV2		HFCLKLE is HFBUSCLK _{LE} divided by 2.
	1	DIV4		HFCLKLE is HFBUSCLK _{LE} divided by 4.
23:13	Reserved	To ensure co	ompatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
12:8	PRESC	0x00	RW	HFCLK Prescaler
	Specifies the clock d	ivider for HFCL	K (relative to	HFSRCCLK).
	Value			Description
	PRESC			Clock division factor of PRESC+1.
7:0	Reserved	To ensure co	ompatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-

11.5.33 CMU_HFCOREPRESC - High Frequency Core Clock Prescaler Register

Offset															Bi	t Po	siti	on														
0x108	31	30	29	28	27	26	25	24	23	22	21	20	19	9	17	16	15	4	13	12	7	10	6	8	7	9	5	4	က	7	- (_
Reset											•	1		1	1					000x0				•			1		'	1	<u>'</u>	
Access																				X ≪												
Name																				PRESC												

Bit	Name	Reset	Access	Description
31:17	Reserved	To ensure contions	mpatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
16:8	PRESC	0x000	RW	HFCORECLK Prescaler
	Specifies the clock div	vider for HFCOF	RECLK (rela	ative to HFCLK).
	Value			Description
	PRESC			Clock division factor of PRESC+1.
7:0	Reserved	To ensure contions	mpatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-

11.5.34 CMU_HFPERPRESC - High Frequency Peripheral Clock Prescaler Register

Offset															Bi	t Po	sitio	on														
0x10C	31	30	29	28	27	26	25	24	23	22	21	20	19	9	17	16	15	4	13	12	7	10	6	8	7	9	5	4	က	2	_	0
Reset		•	•	•	•		•		•		•		•	•	•				•	000x0		•	ı	•		•	•					
Access																				Ŋ.												
Name																				PRESC												

Bit	Name	Reset	Access	Description
31:17	Reserved	To ensure o	compatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
16:8	PRESC	0x000	RW	HFPERCLK Prescaler
	Specifies the cloc	k divider for the H	IFPERCLK (r	relative to HFCLK).
	Value			Description
	PRESC			Clock division factor of PRESC+1.
7:0	Reserved	To ensure o	compatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-

11.5.35 CMU_HFRADIOPRESC - High Frequency Radio Peripheral Clock Prescaler Register

Offset															Bi	t Po	siti	on														
0x110	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	ω	7	9	2	4	3	2	_	0
Reset		•												1						000x0										'		
Access																				₽												
Name																				PRESC												

Bit	Name	Reset	Access	Description
31:17	Reserved	To ensure contions	mpatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
16:8	PRESC	0x000	RW	HFRADIOCLK Prescaler
	Specifies the clock d	ivider for the HF	RADIOCLK	(relative to HFCLK).
	Value			Description
	PRESC			Clock division factor of PRESC+1.
7:0	Reserved	To ensure contions	mpatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-

11.5.36 CMU_HFEXPPRESC - High Frequency Export Clock Prescaler Register

Offset															Bi	t Po	siti	on														
0x114	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	∞	7	9	5	4	က	2	_	0
Reset			•		•	•	•		•				•	•								00X0										
Access																						₩ N										
Name																						PRESC										

Bit	Name	Reset	Access	Description
31:13	Reserved	To ensure o	compatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
12:8	PRESC	0x00	RW	HFEXPCLK Prescaler
	Specifies the clo	ck divider for HFE	XPCLK (relati	ive to HFCLK).
	Value			Description
	PRESC			Clock division factor of PRESC+1.
7:0	Reserved	To ensure o	compatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-

11.5.37 CMU_LFAPRESC0 - Low Frequency a Prescaler Register 0 (Async Reg)

Offset				В	it Positio	n									
0x120	30 29 27 26 27	25 23 23 23	20 20	7 3	15	<u>4</u> ε	7 2	10	တ ထ	_	9	ۍ 4	m (N -	0
Reset												0x0		0×0	
Access												RW		RW	
												36		R0	
Name												LESENSE		LETIMER0	
												Ë		Щ	
Bit	Name	Reset	Access	Descrip	otion										
31:6	Reserved	To ensure contions	npatibility v	vith future	e devices,	always	write	bits to	0. Mc	ore in	form	nation in	1.2 0	Conve	en-
5:4	LESENSE	0x0	RW	Low Er	nergy Ser	nsor Int	erface	Pres	caler						
	Configure Low Energy	Sensor Interfa	ce prescale	er											
	Value	Mode		Descrip	tion										
	0	DIV1		LFACL	< _{LESENSE}	= LFAC	LK								
	1	DIV2		LFACL	< _{LESENSE}	= LFAC	LK/2								
	2	DIV4		LFACL	LESENSE	= LFAC	LK/4								
	3	DIV8		LFACL	< _{LESENSE}	= LFAC	LK/8								
3:0	LETIMER0	0x0	RW	Low Er	nergy Tim	ner 0 Pr	escale	er							
	Configure Low Energy	Timer 0 presca	aler												
	Value	Mode		Descrip	tion										
	0	DIV1		LFACL	< _{LETIMERO}	= LFA	CLK								
	1	DIV2		LFACL	< LETIMERO	= LFA	CLK/2								
	2	DIV4		LFACL	< LETIMERO	= LFA	CLK/4								
	3	DIV8		LFACL	< _{LETIMERO}) = LFA(CLK/8								
	4	DIV16		LFACL	< _{LETIMERO}) = LFA(CLK/16	3							
	5	DIV32		LFACL	< _{LETIMERO}) = LFA	CLK/32	2							
	6	DIV64		LFACL	CLETIMERO) = LFA(CLK/64	1							
	7	DIV128		LFACL	< LETIMERO) = LFA(CLK/12	28							
	8	DIV256		LFACL	< LETIMERO) = LFA(CLK/25	56							
	9	DIV512			LETIMERO										
	10	DIV1024			LETIMERO										
	11	DIV2048		LFACL	< LETIMERO) = LFA(CLK/20	048							
	12	DIV4096			LETIMERO										
	13	DIV8192		LFACL	LETIMERO) = LFA	CLK/81	192							

Bit	Name	Reset	Access	Description
	14	DIV16384		LFACLK _{LETIMER0} = LFACLK/16384
	15	DIV32768		LFACLK _{LETIMER0} = LFACLK/32768

11.5.38 CMU_LFBPRESC0 - Low Frequency B Prescaler Register 0 (Async Reg)

Offset															Bi	t Po	siti	on														
0x128	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	ဝ	œ	7	9	2	4	က	2	_	0
Reset		•	•	•	1	•	•	•	•		•		•	•	•	•		'	•	•		•					2	OXO		0x0	2	
Access																											2	2				
Name																											01001	{		SYSTICK	,) - -)	

Bit	Name	Reset	Access	Description
31:6	Reserved	To ensure co tions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
5:4	LEUART0	0x0	RW	Low Energy UART 0 Prescaler
	Configure Low Ener	rgy UART 0 preso	caler	
	Value	Mode		Description
	0	DIV1		LFBCLK _{LEUART0} = LFBCLK
	1	DIV2		LFBCLK _{LEUART0} = LFBCLK/2
	2	DIV4		LFBCLK _{LEUART0} = LFBCLK/4
	3	DIV8		LFBCLK _{LEUART0} = LFBCLK/8
3:0	SYSTICK	0x0		Prescaler
	Configure prescaler			
	Value	Mode		Description
	0	DIV1		LFBCLK _{SYSTICK} = LFBCLK

11.5.39 CMU_LFEPRESC0 - Low Frequency E Prescaler Register 0 (Async Reg)

When waking up from EM4 make sure EM4UNLATCH in EMU_CMD is set for this to take effect

													Bi	t Po	sitic	on													
30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	11	10	6	ω	7	9	5	4	ဗ	2	- 0
				•											•						•	•							0x0
																													R W
																													RTCC
_	30	30	28	27	30 29 28 27 27 26	27 28 2 26 26 26 26 26 26 26 26 26 26 26 26 26 2	28 27 27 26 26 27 26 27	28 29 29 26 24 25 25 25 25 23 23 23 23 25 25 25 25 25 25 25 25 25 25 25 25 25	29 28 27 27 28 28 28 28 28 28 28 28 28 28 28 28 28	24 25 26 28 29 30 24 25 25 25 25 25 25 25 25 25 25 25 25 25	29 28 28 27 28 28 28 28 28 28 28 28 28 28 28 28 28	24 25 26 28 29 30 30 50 50 50 50 50 50 50 50 50 50 50 50 50	29 28 28 28 27 28 28 28 28 28 28 28 28 28 28 28 28 28	28 29 29 29 29 20 20 19 19 19 19 14 14 14 14 14 14 14 14 14 14 14 14 14	29 29 30 52 52 53 54 54 54 54 54 54 54 54 54 54 54 54 54	24 25 29 30 61 14 14 14 15 15 15 15 15 15 15 15 15 15 15 15 15	29 29 27 27 27 29 20 21 21 21 11 11 11 11 11 11 11	24 28 29 30 50 50 50 50 50 50 50 50 50 50 50 50 50	29 29 27 22 23 24 25 25 24 25 26 27 27 28 28 29 20 21 21 21 21 21 21 21 21 21 21 21 21 21	29	29 30 20 21 22 23 24 25 26 27 28 30 30 4 5 6 6 7 8 8 9 12 12 14 15 16 17 18 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 <	20 30 31 32 33 34 35 36 37 42 43 44 45 45 46 47 47 48 47 47 47 48 47 47 48 49 40 <td>8</td> <td>29</td> <td>29 29 27 22 22 23 24 25 25 25 25 25 26 27 27 28 30 40 40 40 40 40 40 40 40 40 40 40 40 40</td> <td>2</td> <td>29</td> <td>2</td> <td>29</td>	8	29	29 29 27 22 22 23 24 25 25 25 25 25 26 27 27 28 30 40 40 40 40 40 40 40 40 40 40 40 40 40	2	29	2	29

Bit	Name	Reset	Access	Description
31:2	Reserved	To ensure tions	compatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
1:0	RTCC	0x0	RW	Real-Time Counter and Calendar Prescaler
	Configure Real-	Time Counter and	Calendar pres	scaler
	Value	Mode		Description
	Value 0	Mode DIV1		Description LFECLK _{RTCC} = LFECLK
				<u> </u>

11.5.40 CMU_HFRADIOALTPRESC - High Frequency Alternate Radio Peripheral Clock Prescaler Register

Offset															Bi	t Po	siti	on														
0x138	31	30	29	28	27	26	25	24	23	22	21	20	19	8	17	16	15	14	13	12	7	10	ဝ	∞	7	9	2	4	က	7	_	0
Reset									•		•			•						000x0							•		·			
Access																				₽												
Name																				PRESC												

Bit	Name	Reset	Access	Description
31:17	Reserved	To ensure co	ompatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
16:8	PRESC	0x000	RW	HFRADIOALTCLK Prescaler
	Specifies the clo	ck divider for the H	FRADIOALT	CLK (relative to HFCLK).
	Value			Description
	PRESC			Clock division factor of PRESC+1.
7:0	Reserved	To ensure co	ompatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-

11.5.41 CMU_SYNCBUSY - Synchronization Busy Register

Reset	2 0	_				
Access α α α α α α α α α α α α α α α α α α	0	2	4	က	2	- 0
			0		0	0
EFBSY Y Y	~		œ		22	<u>~</u>
LFXOBSY LFRCONREFBSY LFRCOBSY AUXHFRCOBSY HFRCOBSY LFECLKEN0	LFBPRESC0		LFBCLKEN0		LFAPRESC0	LFACLKEN0
Bit Name Reset Access Description						
31:30 Reserved To ensure compatibility with future devices, always write bits to 0. More tions	inforn	natio	on in	1.2	? Cor	iven-
29 LFXOBSY 0 R LFXO Busy						
Used to check the synchronization status of CMU_LFXOCTRL.						
Value Description						
0 CMU_LFXOCTRL is ready for update						
1 CMU_LFXOCTRL is busy synchronizing new	v value	;				
28 HFXOBSY 0 R HFXO Busy						
Used to check the synchronization status of CMU_HFXOCTRL, CMU_HFXOSTARTUPCTRL, TECTRL, CMU_HFXOTIMEOUTCTRL, CMU_HFXOCTRL1.	CMU_	_HFX	xos	STEA	\DYS	STA-
Value Description						
value Description						
0 CMU_HFXOCTRL, CMU_HFXOSTARTUPO DYSTATECTRL, CMU_HFXOTIMEOUTCTR ready for update						
0 CMU_HFXOCTRL, CMU_HFXOSTARTUPO DYSTATECTRL, CMU_HFXOTIMEOUTCTR	CTRL, CBL, CM O BUS	U_F CM U_F Y w	HFX(OCT HFX OCT	RL1 OST RL1	are EA- are
CMU_HFXOCTRL, CMU_HFXOSTARTUPO DYSTATECTRL, CMU_HFXOTIMEOUTCTR ready for update CMU_HFXOCTRL, CMU_HFXOSTARTUPO DYSTATECTRL, CMU_HFXOTIMEOUTCTR busy synchronizing new value. HFXO is also	CTRL, CBL, CM O BUS	U_F CM U_F Y w	HFX(OCT HFX OCT	RL1 OST RL1	are EA- are
CMU_HFXOCTRL, CMU_HFXOSTARTUPO DYSTATECTRL, CMU_HFXOTIMEOUTCTR ready for update CMU_HFXOCTRL, CMU_HFXOSTARTUPO DYSTATECTRL, CMU_HFXOTIMEOUTCTR busy synchronizing new value. HFXO is also ters are actively being used (e.g. when HFXO	CTRL, CBL, CM O BUS	U_F CM U_F Y w	HFX(OCT HFX OCT	RL1 OST RL1	are EA- are
CMU_HFXOCTRL, CMU_HFXOSTARTUPO DYSTATECTRL, CMU_HFXOTIMEOUTCTR ready for update 1	CTRL, CBL, CM O BUS	U_F CM U_F Y w	HFX(OCT HFX OCT	RL1 OST RL1	are EA- are
CMU_HFXOCTRL, CMU_HFXOSTARTUPO DYSTATECTRL, CMU_HFXOTIMEOUTCTR ready for update 1	CTRL, CL, CM D BUS DENS:	CM U_H Y w =1).	IU_H IV_H IFX(HFX OCT thes	OST RL1 se re	are EA- are
CMU_HFXOCTRL, CMU_HFXOSTARTUPO DYSTATECTRL, CMU_HFXOTIMEOUTCTR ready for update 1	CTRL, CM CTRL, CM D BUS DENS:	U_H CM U_H Y w =1).	MU_H HFX(hen	HFX OCT thes	OST RL1 See re	are EA- are egis-
CMU_HFXOCTRL, CMU_HFXOSTARTUPO DYSTATECTRL, CMU_HFXOTIMEOUTCTR ready for update 1	CTRL, CM CTRL, CM D BUS DENS:	U_H CM U_H Y w =1).	MU_H HFX(hen	HFX OCT thes	OST RL1 See re	are EA- are egis-
0 CMU_HFXOCTRL, CMU_HFXOSTARTUPO DYSTATECTRL, CMU_HFXOTIMEOUTCTR ready for update 1 CMU_HFXOCTRL, CMU_HFXOSTARTUPO DYSTATECTRL, CMU_HFXOTIMEOUTCTR busy synchronizing new value. HFXO is also ters are actively being used (e.g. when HFXO Used to check the synchronization status of GMCCURTUNE. Value Description 0 CMU_LFRCOCTRL GMCCURTUNE bitfield value	CTRL, CM CTRL, CM D BUS DENS:	U_H CM U_H Y w =1).	MU_H HFX(hen	HFX OCT thes	OST RL1 See re	are EA- are egis-
CMU_HFXOCTRL, CMU_HFXOSTARTUPO DYSTATECTRL, CMU_HFXOTIMEOUTCTR ready for update 1	CTRL, CM CTRL, CM D BUS DENS:	U_H CM U_H Y w =1).	MU_H HFX(hen	HFX OCT thes	OST RL1 See re	are EA- are egis-

Bit	Name	Reset	Access	Description
	1			CMU_LFRCOCTRL is busy synchronizing new value
25	AUXHFRCOBSY	0	R	AUXHFRCO Busy
	Used to check the s	ynchronization	status of CM	IU_AUXHFRCOCTRL.
	Value			Description
	0			CMU_AUXHFRCOCTRL is ready for update
	1			CMU_AUXHFRCOCTRL is busy synchronizing new value
24	HFRCOBSY	0	R	HFRCO Busy
	Used to check the s	ynchronization	status of CM	U_HFRCOCTRL.
	Value			Description
	0			CMU_HFRCOCTRL is ready for update
	1			CMU_HFRCOCTRL is busy synchronizing new value
23:19	Reserved	To ensure o	compatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
18	LFEPRESC0	0	R	Low Frequency E Prescaler 0 Busy
	Used to check the s	ynchronization	status of CM	IU_LFEPRESC0.
	Value			Description
	0			CMU_LFEPRESC0 is ready for update
	1			CMU_LFEPRESC0 is busy synchronizing new value
17	Reserved	To ensure o	compatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
16	LFECLKEN0	0	R	Low Frequency E Clock Enable 0 Busy
	Used to check the s	ynchronization	status of CM	IU_LFECLKEN0.
	Value			Description
	0			CMU_LFECLKEN0 is ready for update
	1			CMU_LFECLKEN0 is busy synchronizing new value
15:7	Reserved	To ensure o	compatibility \	with future devices, always write bits to 0. More information in 1.2 Conven-
6	LFBPRESC0	0	R	Low Frequency B Prescaler 0 Busy
	Used to check the s	ynchronization	status of CM	IU_LFBPRESC0.
	Value			Description
	0			CMU_LFBPRESC0 is ready for update
	1			CMU_LFBPRESC0 is busy synchronizing new value
5	Reserved	To ensure o	compatibility (with future devices, always write bits to 0. More information in 1.2 Conven-

Bit	Name	Reset	Access	Description
4	LFBCLKEN0	0	R	Low Frequency B Clock Enable 0 Busy
	Used to check the	synchronization	status of CM	U_LFBCLKEN0.
	Value			Description
	0			CMU_LFBCLKEN0 is ready for update
	1			CMU_LFBCLKEN0 is busy synchronizing new value
3	Reserved	To ensure o	compatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
2	LFAPRESC0	0	R	Low Frequency a Prescaler 0 Busy
	Used to check the	synchronization	status of CM	U_LFAPRESC0.
	Value			Description
	0			CMU_LFAPRESC0 is ready for update
	1			CMU_LFAPRESC0 is busy synchronizing new value
1	Reserved	To ensure o	compatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
0	LFACLKEN0	0	R	Low Frequency a Clock Enable 0 Busy
	Used to check the	synchronization	status of CM	U_LFACLKEN0.
	Value			Description
	0			CMU_LFACLKEN0 is ready for update
	1			CMU_LFACLKEN0 is busy synchronizing new value
-				

11.5.42 CMU_FREEZE - Freeze Register

REGFREEZE

0

0554															D:	4 D -	- !4!															
Offset															ВІ	t Po	SILI	on														
0x144	31	30	59	78	27	26	25	24	23	22	7	20	19	48	17	16	15	4	13	12	7	19	6	∞	7	9	2	4	က	7	_	0
Reset																																0
Access																																RW
Name																																REGFREEZE
Bit	Na	me					Re	set			Ac	ces	s l	Des	crip	tion																
31:1	Re	serv	red				To tio		ure	com	pati	bility	/ wit	h fu	ture	dev	ices	s, alv	vay	s wr	ite b	its t	o 0.	Мо	re in	forn	natio	on in	1.2	Cor	iver)-

When set, the update of the Low Frequency clock control registers is postponed until this bit is cleared. Use this bit to update several registers simultaneously.

Register Update Freeze

RW

0

Value	Mode	Description
0	UPDATE	Each write access to a Low Frequency clock control register is updated into the Low Frequency domain as soon as possible.
1	FREEZE	The LE Clock Control registers are not updated with the new written value.

11.5.43 CMU_PCNTCTRL - PCNT Control Register

Offset															Bi	t Po	siti	on														
0x150	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	41	13	12	7	10	စ	8	7	9	5	4	က	2	_	0
Reset				·			·	·									•	•		•			•	•				•	•		0	0
Access																															RWH	RWH
Name																															PCNT0CLKSEL	PCNT0CLKEN
																															S	PC
Bit	Na	me					Res	set			Ac	ces	s	Des	crip	tion															PC	PCP
Bit 31:2		me serv	red					ensu	ure (com								s, alv	way	rs wr	ite b	oits	to 0	. Mo	re in	form	natio	on ii	n 1.2	! Coi		
	Re			(SEI			То е	ensu	ure (com		bility	/ Wi	th fu	ture		rices			's wr	ite b	oits	to 0	. Mo	re in	form	natio	on ii	n 1.2	? Coi		
31:2	Re	serv	CLK			nich	To e tion	ensu IS			pati.	<i>bilit</i> y /H	/ Wi	th fu	ture	dev	rices			rs wr	ite b	pits	to 0	. Mo	re in	form	natio	on ii	n 1.2	? Coi		
31:2	Re	serv NT0	CLK			nich	To e tion	ensu s k tha			pati.	<i>bilit</i> y /H	e P	th fu	ture	dev Cloc	rices			's wr	ite k	oits	to 0	. Mo	re in	form	natio	on ii	n 1.2	? Coi		
31:2	PC Thi	serv NT0	CLK			nich	To e tion 0 cloc	ensu s k tha	at is		pati.	<i>bilit</i> y /H	e P	PCN CNT	ture	dev Cloc	ck S	Seled	ct			oits	to 0	. Mo	re in	form	natio	on ii	n 1.2	? Coi		

PCNT0 Clock Enable

PCNT0CLKEN

0

This bit enables/disables the clock to the PCNT.

RWH

11.5.44 CMU_ADCCTRL - ADC Control Register

	_																															
Offset															Bi	it Po	siti	on														
0x15C	3	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	=======================================	9	0	ω	7	9	2	4	3	2	_	0
Reset																				0			0x0									
Access																								RWH			I W					
Name																								ADC0CLKINV			ADCOC! KSE!	ADCOCENSEL				
Bit	Nar	ne					Re	set			Ac	ces	s	Des	crip	tion																
31:9	Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Convetions								nver	7-																						
8	ADO	COC	CLKI	NV			0				RV	/H		Inve	ert C	loc	k Se	elect	ted	Ву	AD	COCI	LKS	EL								
	This	s bit	ena	able	s in	verti	ng tl	he s	elec	cted	clo	k to	ΑĽ	CO.																		
7:6	Reserved						To ensure compatibility w tions							ith future devices, always write bits to 0. More information in 1.2 Conven-														7-				
5:4	ADO	COC	CLKS	SEL			0x0)			RV	/H		ADO	C0 C	loc	k Se	elect	t													
	cha	This bit controls which clock is used for ADC0 in case ADCCLKMODE in ADCn_CTRL is set to ASYNC. It should only be changed when ADCCLKMODE in ADCn_CTRL is set to SYNC. HFXO should never be selected as clock source for ADC0 when disabling the HFXO (e.g. because of EM2 entry).																														
	Valu	ıe					Мо	de						Des	cript	ion																_

	0	DISABLED	ADC0 is not clocked								
	1	AUXHFRCO	AUXHFRCO is clocking ADC0								
	2	HFXO	HFXO is clocking ADC0								
	3	HFSRCCLK	HFSRCCLK is clocking ADC0								
3:0	Reserved	To ensure compatib	To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conven-								

11.5.45 CMU_ROUTEPEN - I/O Routing Pin Enable Register

Offset															Ві	it Po	siti	on														
0x170	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	11	10	တ	∞	7	9	2	4	က	2	_	0
Reset				0						•			•		•	•		•		•			•		•		•				0	0
Access				₩ M																											RW	₩ M
Name				CLKINOPEN																											CLKOUT1PEN	CLKOUTOPEN

Bit	Name	Reset	Access	Description
31:29	Reserved	To ensure con	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
28	CLKIN0PEN	0	RW	CLKIN0 Pin Enable
	When set, the CLKING	0 pin is enabled.		
27:2	Reserved	To ensure con tions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
1	CLKOUT1PEN	0	RW	CLKOUT1 Pin Enable
	When set, the CLKOL	JT1 pin is enable	ed.	
0	CLKOUT0PEN	0	RW	CLKOUT0 Pin Enable
	When set, the CLKOL	JT0 pin is enable	ed.	

11.5.46 CMU_ROUTELOC0 - I/O Routing Location Register

Offset				Bit Position			
0x174	30 30 37 27 28 29 26 26	22 23 23 25 25	20 20	0 8 1 9 4	8 6 1 1 1 1 3	6 7	υ 4 m 7 - 0
Reset					00×0		00×0
Access					WR O		WA O
Access							
Name					CLKOUT1LOC		CLKOUT0LOC
Bit	Name	Reset	Access	Description			
31:14	Reserved	To ensure com	patibility w	vith future devices, alv	ways write bits to 0. Mor	re inforn	nation in 1.2 Conven-
13:8	CLKOUT1LOC	0x00	RW	I/O Location			
	Decides the location of	f the CLKOUT1.					
_	Value	Mode		Description			
=	0	LOC0		Location 0			
	1	LOC1		Location 1			
	2	LOC2		Location 2			
	3	LOC3		Location 3			
	4	LOC4		Location 4			
	5	LOC5		Location 5			
	6	LOC6		Location 6			
_	7	LOC7		Location 7			
7:6	Reserved	To ensure com	npatibility w	vith future devices, alv	ways write bits to 0. Mor	re inforn	nation in 1.2 Conven-
5:0	CLKOUT0LOC	0x00	RW	I/O Location			
	Decides the location of	f the CMU CLK	OUT0.				
_	Value	Mode		Description			
=	0	LOC0		Location 0			
	1	LOC1		Location 1			
	2	LOC2		Location 2			
	3	LOC3		Location 3			
	4	LOC4		Location 4			
	5	LOC5		Location 5			
	6	LOC6		Location 6			
	7	LOC7		Location 7			

11.5.47 CMU_ROUTELOC1 - I/O Routing Location Register

Offset															Bi	it Po	siti	on														
0x178	31	30	53	28	27	56	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	ဝ	∞	7	9	2	4	က	2	_	- 0
Reset																														0x0		
Access																														R≷		
Name																														CLKINOLOC		
Bit	Na	me					Re	set			Ac	ces	s l	Des	crip	tion																
31:6	Re	serv	red				To tion		ure (com	patii	bility						s, alı	way	s wr	ite b	its t	0 0.	Мо	re in	forn	natio	on ir	1	2 Co	onve	en-
<i>31:6</i> 5:0			red 0LO	С				าร	ure (com	patii RW		v wit	h fu	ture		ices	s, alı	ways	s wr	ite b	its t	o 0.	Мо	re in	forn	natio	on ir	1	2 Cc	onve	en-
	CL	KIN			catio	on of	0x0	ns 00					v wit	h fu	ture	dev	ices	s, alv	way	s wr	ite b	its t	0 0.	Мо	re in	forn	natio	on ir	1	2 Ca	onve	en-
	CL	KIN	0LO		catio	on of	0x0	00 CL					v wit	th fu	ture	dev atio	ices	s, alv	way	s wr	ite b	its t	0 0.	Mo	re in	form	natio	on ir	1	2 Ca	onve	en-
	CL	KIN	0LO		catio	on of	0x0	ns 00 CL de					v wit	th fu	ture _oca	dev ation	ices	s, alv	way	s wr	ite b	its t	0 0.	Mo	re in	forn	natio	on ir	1	2 Co	onve	en-
	CL De	KIN	0LO		catio	on of	0x0 f the	ns 00 c CL de C0					wit	th fu	ture _oca	devation	ices	s, alv	way	s wr	ite b	its t	0 0.	Mo	re in	form	natio	on ir	1 1	2 Ca	onve	en-
	CL De Val	KIN	0LO		catic	on of	0x0 f the Mo	ns 00 CL de C0					/ wit	I/O I Des	cript	dev	ices	s, alv	ways	s wr	ite b	its t	0 0.	Mo	re in	form	natio	on ir	1	2 Cd	onve	en-
	CL De- Val 0	KIN	0LO		catic	on of	f the Mo LO	00 CL de C0 C1 C2					wit v wit	Des Loca	cript	devolution 1 0 1 1 1 2	ices	s, alv	ways	s wr	ite b	its t	0 0.	Mo	re in	form	natio	on ir	1	2 Cd	onve	en-

11.5.48 CMU_LOCK - Configuration Lock Register

Offset												Bi	t Po	siti	on																	
0x180	31	30	29	28	27	26	25	24	23	22	21	20	19	9	17	16	15	4	13	12	7	10	6	8	7	9	5	4	က	2	_	0
Reset		1	1			ı		'	'	1	•	1		'	,			1	ı		•	1	·		nnnnn	•		ı				
Access																									[} Y							
Name																								\L\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	LOCANE							

Bit	Name	Reset	Access	Description
31:16	Reserved	To ensure c	ompatibility	with future devices, always write bits to 0. More information in 1.2 Conven-
15:0	LOCKKEY	0x0000	RWH	Configuration Lock Key

Write any other value than the unlock code to lock CMU_CTRL, CMU_ROUTEPEN, CMU_ROUTELOCO, CMU_ROUTE-LOC1, CMU_HFRCOCTRL, CMU_AUXHFRCOCTRL, CMU_LFRCOCTRL, CMU_ULFRCOCTRL, CMU_HFXOCTRL, CMU HFXOCTRL1, CMU HFXOSTARTUPCTRL, CMU HFXOSTEADYSTATECTRL, CMU HFXOTIMEOUTCTRL, CMU_LFXOCTRL, CMU_OSCENCMD, CMU_CMD, CMU_DBGCLKSEL, CMU_HFCLKSEL, CMU_LFACLKSEL, CMU LFECLKSEL, CMU_LFRCLKSEL, CMU HFBUSCLKENO, CMU HFUNDIVCLKENO, CMU LFBCLKSEL, CMU_HFPERCLKEN0, CMU_HFRADIOCLKEN0, CMU_HFRADIOALTCLKEN0, CMU_HFPRESC, CMU_HFCORE-CMU_HFRADIOPRESC, CMU_HFRADIOALTPRESC, CMU_HFEXPPRESC, CMU_HFPERPRESC, CMU_LFACLKEN0, CMU_LFBCLKEN0, CMU_LFECLKEN0, CMU_LFRCLKEN0, CMU_LFAPRESC0, CMU_LFBPRESC0, CMU_LFEPRESCO, CMU_LFRPRESCO, CMU_ADCCTRL CMU_LVDSCTRL, and CMU_PCNTCTRL from editing. Write the unlock code to unlock. When reading the register, bit 0 is set when the lock is enabled.

Mode	Value	Description
Read Operation		
UNLOCKED	0	CMU registers are unlocked
LOCKED	1	CMU registers are locked
Write Operation		
LOCK	0	Lock CMU registers
UNLOCK	0x580E	Unlock CMU registers

12. SMU - Security Management Unit



Quick Facts

What?

The Security Management Unit (SMU) forms the control and status/reporting component of bus-level security in the EFR32.

Why?

Enables a robust and low-energy security solution at the system level

How?

Hardware context switching and access control provided via BLS components.

12.1 Introduction

The Security Management Unit (SMU) peripheral adds hardware access control over all of the MCU peripherals that are managed by low level firmware integrated into a Real Timer Operating System (RTOS). The SMU is used in conjuntion with the Cortex-M operating modes (privileged and non-privileged) and the Memory Protection Unit (MPU). The EFR32 MCUs include the ARM v7-M MPU that defines configurable access parameters to regions within the entire CPU memory map. The MPU is not covered in detail in this reference manual. For a complete description of the MPU registers etc, consult the ARM v7-M Architecture Reference Manual. The MPU can define up to 8 regions of varying sizes within the memory map, with each region also being able to be split into 8 equal sub-regions. Using these regions, firmware can define rules that enforce privileged and non-privileged accesses to different memory locations. For example, sections of flash can be marked as priviliged access, whereas other areas within the flash can be marked as having non-privileged mode acess. Only privileged mode regions can access other privileged mode regions. Accesses attempted by a non-privileged region to a privileged region will cause a fault. The access permissions can be extended across the entire memory map including the peripheral region.

The Cortex-M starts up in privileged mode and the MPU is disabled after reset which means all regions in the memory map are accessble to the running application code. For many applications this is sufficient and the MPU remains disabled. However, when using a RTOS the kernel requires protection from user code and will switch to privileged mode and create tasks in non-privileged or thread mode. In addition, security is also a concern, so MCU peripherals should be protected to avoid security holes. Adding peripheral security to systems requires an increased number of MPU regions to protect areas such as the peripheral registers, including bit set/clear and bit banding regions. The defined regions are also dynamic based on the task requirements and in many cases the number of regions required exceeds the number of regions that can be enabled by the MPU.

The SMU is used to extend the access controls of each peripheral beyond the number of regions available using the MPU. The SMU peripheral registers provide the configuration and status bits for the Peripheral Protection Unit (PPU) to the CPU. The PPU is the underlying hardware component that operates on the low level bus interfaces within the SoC to derive the status for each peripheral.

12.2 Features

The main features of the SMU are as follows:

- · Contains control and status registers for hardware bus level component instances (e.g., the PPU)
- Simplifies RTOS context switching
 - · Hardware to complement any software context switching enabled by an MPU
 - Hardware-enforced access control extends capability of the v7-M MPU regions
 - · One bit control per peripheral reduces software overhead while dynamically modifying access permissions
- A configurable interrupt line that can be triggered from peripheral access fault events

12.3 Functional Description

An overview of the SMU module within the system is shown in Figure 12.1 Bus-Level Security System View on page 366.




Figure 12.1. Bus-Level Security System View

12.3.1 PPU - Peripheral Protection Unit

The number of peripheral memory regions on the device exceeds the number of configurable regions available using the MPU. While it is possible to manage finer granularity of memory security through software, the PPU provides a hardware solution for fine-grained peripheral-level protection to eliminate the performance degradation associated with a partially software-managed solution.

The PPU provides a hardware access barrier to any peripheral that is configured to be protected. When an attempt is made to access a peripheral without the required privilege level, the PPU detects the fault and intercepts the access. No write or read of the peripheral register space occurs, and an all-zero value is returned if the access is a read. See 12.3.2.2 PPU Control for more details on how access faults are reported to the CPU.

Note: The CPU is the only system bus master in the EFR32 that can trigger access faults. All other masters are given full access privileges and have no configurable context switching enabled.

12.3.2 Programming Model

The SMU does not provide any access control out of reset and needs to be configured by software. SMU access controls should be configured along with the MPU configuration. This is typically performed in a bootloader or other low level RTOS kernel/supervisor code prior to user code or other non-privileged code execution. At least one MPU region will be allocated to the entire peripheral region as a full access region (0x4000_0000 - 0x4006_FFFF). An RTOS kernel/supervisor can dynamically allocate peripheral accessibility by maintaining the hardware and software contexts available to each task. In the chart below there are mutiple tasks and the system switches between Task A and Task B via the RTOS handler. There are 16 peripherals shown in the example split between two regions. Task A has rights to access peripherals 0, 1, 4, 5 and 7, whereas task B has rights to access the complement of A (2, 3, and 6). After a Task B IRQ, the privileged OS handler is entered which signals the supervisor to reprogram the regions using the SMU based on an access control list. Control is then handed to Task B in non-privileged mode.




Figure 12.2. Peripheral Access Control Example

All hardware protections happen immediately in response to SMU configuration register writes without any latency cycles. However, since software instructions may be optimized or pipelined, it is important to make sure that software memory barrier instructions are used as needed after any SMU re-configuration before moving on or changing contexts. This ensures that the hardware context switch has taken full effect.

For the remainder of this section, the programming model is split into general SMU controls and component-specific controls (e.g., PPU).

12.3.2.1 Interrupt Control/Status

The SMU follows the standard EFR32 interrupt programming model with SMU IF/IFS/IFC/IEN registers.

There is one interrupt bit PPUPRIV that will trigger on privilege faults detected by the PPU. Such fault mechanisms are configured as specified in 12.3.2.2 PPU Control.

12.3.2.2 PPU Control

The PPU_CTRL register provides an ENABLE bit that allows bypassing all PPU checking when set to 0. In this case, the rest of the PPU registers have no effect, and no access faults will occur. This is the reset state of the SMU.

When the ENABLE bit of PPU_CTRL register is asserted, access protection is configured on a peripheral-by-peripheral basis using the SMU_PPUPATDx register(s). Setting a bit in the SMU_PPUPATDx register to one configures the corresponding peripheral controlled by that bit to privileged access only. The single bit mode control for each peripheral provides fast hardware context switching for peripheral sharing, while still supporting fast software context switches for task-based CPU context switching.

Note: The SMU itself is a peripheral which has protection afforded by the PPU. A proper security/privilege context configuration requires setting of the SMU's access control bits properly at startup so that only a top-level task (e.g., a uVisor from ARM) can perform security/privilege context switches.

When a peripheral has access protection configured and the peripheral is accessed with invalid privilege credentials, then an access fault occurs. The corresponding interrupt flag in SMU_IF is asserted and the ID of the peripheral for which an unpriviliged access was attempted is captured in the PERIPHID bit-field of the PPU Fault Status register (SMU_PPUFS). This peripheral ID is held stable until all PPU interrupt flags are cleared to ensure that the first unprivileged access that caused the fault is not overwritten due to subsequent faults before being acknowledged by software.

Note: In the case of simultaneously occurring faults (which may be possible in some systems), only one of the faults' peripheral IDs will be captured. There is no inherent peripheral priority defined that would result in one peripheral being recognized before another.

12.4 Register Map

The offset register address is relative to the registers base address.

Offset	Name	Туре	Description
0x00C	SMU_IF	R	Interrupt Flag Register
0x010	SMU_IFS	W1	Interrupt Flag Set Register
0x014	SMU_IFC	(R)W1	Interrupt Flag Clear Register
0x018	SMU_IEN	RW	Interrupt Enable Register
0x040	SMU_PPUCTRL	RW	PPU Control Register
0x050	SMU_PPUPATD0	RW	PPU Privilege Access Type Descriptor 0
0x054	SMU_PPUPATD1	RW	PPU Privilege Access Type Descriptor 1
0x090	SMU_PPUFS	R	PPU Fault Status

12.5 Register Description

12.5.1 SMU_IF - Interrupt Flag Register

Offset	Bit Position	
0x00C	33 3 4 5 5 6 6 8 8 7 7 9 8 8 7 7 9 8 8 7 9 9 8 7 9 9 8 7 9 9 8 7 9 9 8 9 9 9 9	0
Reset		0
Access		~
Name		PPUPRIV

Bit	Name	Reset	Access	Description
31:1	Reserved	To ensure contions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
0	PPUPRIV	0	R	PPU Privilege Interrupt Flag
	Triggered when a priv	rilege fault occur	s in the Pe	ripheral Protection Unit

12.5.2 SMU_IFS - Interrupt Flag Set Register

Offset	Bit Position	
0x010	33 4 5 6 6 7 8 8 8 9 9 10	0
Reset		0
Access		M
Name		PPUPRIV

Bit	Name	Reset	Access	Description
31:1	Reserved	To ensure tions	compatibility	with future devices, always write bits to 0. More information in 1.2 Conven-
0	PPUPRIV	0	W1	Set PPUPRIV Interrupt Flag
	Write 1 to set the F	PPUPRIV interru	upt flag	

12.5.3 SMU_IFC - Interrupt Flag Clear Register

Offset															Bi	t Po	siti	on														
0x014	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	41	13	12	7	10	6	∞	7	9	5	4	က	2	_	0
Reset																																0
Access																																(R)W1
Name																																PPUPRIV

Bit	Name	Reset	Access	Description
31:1	Reserved	To ensure tions	compatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
0	PPUPRIV	0	(R)W1	Clear PPUPRIV Interrupt Flag

Write 1 to clear the PPUPRIV interrupt flag. Reading returns the value of the IF and clears the corresponding interrupt flags (This feature must be enabled globally in MSC.).

12.5.4 SMU_IEN - Interrupt Enable Register

Offset															Bi	t Pc	siti	on														
0x018	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	တ	æ	7	9	2	4	က	2	_	0
Reset		'	'	•	'					•	•		•			'										•		•	•			0
Access																																RW
Name																																PPUPRIV

Bit	Name	Reset	Access	Description
31:1	Reserved	To ensure co	mpatibility	with future devices, always write bits to 0. More information in 1.2 Conven-
0	PPUPRIV	0	RW	PPUPRIV Interrupt Enable
	Enable/disable the P	PUPRIV interru	pt	

12.5.5 SMU_PPUCTRL - PPU Control Register

Offset			_			_	_		_					_	Bi	t Po	siti	on		_							_		_		_	
0x040	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	7	10	6	8	7	9	5	4	3	2	_	0
Reset		•		•			•			•									•		•			•	•		•	•		•		0
Access																																R W
Name																																ENABLE
Bit	Na	me					Re	set			Ac	ces	s I	Des	crip	tion																
31:1	Re	serv	/ed				To tio		ure	com	pati	bility	v wit	h fu	ture	dev	ices	, alv	vays	s wr	ite b	its t	o 0.	Мо	re ii	nfori	natio	on i	n 1.2	? Coi	nver	า-
0	EN	IABL	E				0				RW	/																				
	Se	t to e	enat	ole d	chec	king	g of	perip	oher	al a	cces	ss																				
	Val	lue											ı	Des	cript	ion																
	0												ı	Privi	lege	/Sed	curit	y-le	vel (ched	king	g co	mpl	etel	y by	pas	sed	in t	ne P	PU		_
	1												ı	Beha	avio	r cor	ntrol	led	by F	PPU	_PA	TD										

12.5.6 SMU_PPUPATD0 - PPU Privilege Access Type Descriptor 0

Set peripheral bits to 1 to mark as privileged access only

Offset															Ві	t Po	siti	on														
0x050	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	5	4	က	2	_	0
Reset	0	0	0		•	•	•	0		0	0	0	0	0	0	0	0	0		0	0	0	0	0	0		0			0	0	0
Access	R W	₽	₽					₩ M		₽	₩ W	ΑW	₽	₩	₽	₽	RW W	₩ W		₹	₽	₩	₽	₩ W	₽		₩ W			₩	₩	RW W
Name	SMU	RTCC	RMU					PCNT0		LEUARTO	LETIMERO	LESENSE	LDMA	MSC	IDAC0	I2C0	GPIO	GPCRC		FPUEH	EMU	PRS	VDAC0	CRYPT00	CRYOTIMER		CMU			ADC0	ACMP1	ACMP0

	S R R	P P		NS NS NS NS NS NS NS NS
Bit	Name	Reset	Access	Description
31	SMU	0	RW	Security Management Unit access control bit
	Access control only f	or SMU		
30	RTCC	0	RW	Real-Time Counter and Calendar access control bit
	Access control only f	or RTCC		
29	RMU	0	RW	Reset Management Unit access control bit
	Access control only f	or RMU		
28:25	Reserved	To ensure contions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
24	PCNT0	0	RW	Pulse Counter 0 access control bit
	Access control only f	or PCNT0		
23	Reserved	To ensure contions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
22	LEUART0	0	RW	Low Energy UART 0 access control bit
	Access control only f	or LEUART0		
21	LETIMER0	0	RW	Low Energy Timer 0 access control bit
	Access control only f	or LETIMER0		
20	LESENSE	0	RW	Low Energy Sensor Interface access control bit
	Access control only f	or LESENSE		
19	LDMA	0	RW	Linked Direct Memory Access Controller access control bit
-	Access control only f	or LDMA		
18	MSC	0	RW	Memory System Controller access control bit
	Access control only f	or MSC		
17	IDAC0	0	RW	Current Digital to Analog Converter 0 access control bit
	Access control only f	or IDAC0		
16	I2C0	0	RW	I2C 0 access control bit
	Access control only f	or I2C0		
15	GPIO	0	RW	General purpose Input/Output access control bit
	Access control only f	or GPIO		

Bit	Name	Reset	Access	Description
14	GPCRC	0	RW	General Purpose CRC access control bit
	Access control only	for GPCRC		
13	Reserved	To ensure com tions	patibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
12	FPUEH	0	RW	FPU Exception Handler access control bit
	Access control only	for FPUEH		
11	EMU	0	RW	Energy Management Unit access control bit
	Access control only	for EMU		
10	PRS	0	RW	Peripheral Reflex System access control bit
	Access control only	for PRS		
9	VDAC0	0	RW	Digital to Analog Converter 0 access control bit
	Access control only	for VDAC0		
8	CRYPTO0	0	RW	Advanced Encryption Standard Accelerator 0 access control bit
	Access control only	for CRYPTO0		
7	CRYOTIMER	0	RW	CryoTimer access control bit
	Access control only	for CRYOTIMER		
6	Reserved	To ensure com tions	patibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
5	CMU	0	RW	Clock Management Unit access control bit
	Access control only	for CMU		
4:3	Reserved	To ensure com tions	patibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
2	ADC0	0	RW	Analog to Digital Converter 0 access control bit
	Access control only	for ADC0		
1	ACMP1	0	RW	Analog Comparator 1 access control bit
	Access control only	for ACMP1		
0	ACMP0	0	RW	Analog Comparator 0 access control bit
	Access control only	for ACMP0		

12.5.7 SMU_PPUPATD1 - PPU Privilege Access Type Descriptor 1

Set peripheral bits to 1 to mark as privileged access only

Offset															Bi	t Po	siti	on														
0x054	31	30	29	28	27	26	25	24	23	22	21	20	19	8	17	16	15	14	13	12	7	10	တ	8	7	9	5	4	က	2	_	0
Reset					•	•	•	•									•	•						0	0	0	0	0		0	0	
Access																								RW	₩	₩	₩	R W		₩	₩ M	
Name																								WTIMERO	WDOG1	WDOG0	USART1	USART0		TIMER1	TIMERO	

-				
Bit	Name	Reset	Access	Description
31:9	Reserved	To ensure contions	npatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
8	WTIMER0	0	RW	Wide Timer 0 access control bit
	Access control only fo	or WTIMER0		
7	WDOG1	0	RW	Watchdog 1 access control bit
	Access control only fo	or WDOG1		
6	WDOG0	0	RW	Watchdog 0 access control bit
	Access control only fo	or WDOG0		
5	USART1	0	RW	Universal Synchronous/Asynchronous Receiver/Transmitter 1 access control bit
	Access control only fo	or USART1		
4	USART0	0	RW	Universal Synchronous/Asynchronous Receiver/Transmitter 0 access control bit
	Access control only fo	or USART0		
3	Reserved	To ensure contions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
2	TIMER1	0	RW	Timer 1 access control bit
	Access control only fo	or TIMER1		
1	TIMER0	0	RW	Timer 0 access control bit
	Access control only fo	or TIMER0		
0	Reserved	To ensure contions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-

12.5.8 SMU_PPUFS - PPU Fault Status

Offset	Bit Position	
0x090	33 34 36 37 38 38 38 39 39 39 39 39 39 39 39 39 39 39 39 39	0 4 8 8 7 0
Reset		00×0
Access		<u>~</u>
Name		PERIPHID

Bit	Name	Reset	Access Description
31:7	Reserved	To ensure co	ompatibility with future devices, always write bits to 0. More information in 1.2 Conven-
6:0	PERIPHID	0x00	R

Holds the peripheral ID of the first peripheral that was accessed resulting in an access fault. This ID is not valid unless one of the PPU interrupt flags is set. Any other access faults that occur are not captured until all the PPU interrupt flags are cleared

Value	Mode	Description
0	ACMP0	Analog Comparator 0
1	ACMP1	Analog Comparator 1
2	ADC0	Analog to Digital Converter 0
5	CMU	Clock Management Unit
7	CRYOTIMER	CryoTimer
8	CRYPTO0	Advanced Encryption Standard Accelerator 0
9	VDAC0	Digital to Analog Converter 0
10	PRS	Peripheral Reflex System
11	EMU	Energy Management Unit
12	FPUEH	FPU Exception Handler
14	GPCRC	General Purpose CRC
15	GPIO	General purpose Input/Output
16	I2C0	I2C 0
17	IDAC0	Current Digital to Analog Converter 0
18	MSC	Memory System Controller
19	LDMA	Linked Direct Memory Access Controller
20	LESENSE	Low Energy Sensor Interface
21	LETIMER0	Low Energy Timer 0
22	LEUART0	Low Energy UART 0
24	PCNT0	Pulse Counter 0
29	RMU	Reset Management Unit
30	RTCC	Real-Time Counter and Calendar

Bit	Name	Reset A	Access	Description
	31	SMU		Security Management Unit
	33	TIMER0		Timer 0
	34	TIMER1		Timer 1
	36	USART0		Universal Synchronous/Asynchronous Receiver/Transmitter 0
	37	USART1		Universal Synchronous/Asynchronous Receiver/Transmitter 1
	38	WDOG0		Watchdog 0
	39	WDOG1		Watchdog 1
	40	WTIMER0		Wide Timer 0

13. RTCC - Real Time Counter and Calendar



Quick Facts

What?

The Real Time Counter and Calendar (RTCC) is a 32-bit counter ensuring timekeeping in low energy modes. The RTCC also includes a calendar mode for easy time and date keeping. In addition, the RTCC includes 128 bytes of general purpose retention data, allowing persistent data storage in all energy modes except EM4 Shutoff.

Why?

Timekeeping over long time periods while using as little power as possible is required in many low power applications.

How?

A low frequency oscillator is used as clock signal and the RTCC has three different Capture/Compare channels which can trigger wake-up, generate PRS signalling, or capture system events. 32-bit resolution and selectable prescaling allow the system to stay in low energy modes for long periods of time and still maintain reliable timekeeping.

13.1 Introduction

The Real Time Counter and Calendar (RTCC) contains a 32-bit counter/calendar in combination with a 15-bit pre-counter to allow flexible prescaling of the main counter. The RTCC is available in all energy modes except EM4 Shutoff.

Three individually configurable Capture/Compare channels are available in the RTCC. These can be used to trigger interrupts, generate PRS signals, capture system events, and to wake the device up from a low energy mode. The RTCC also includes 128 bytes of general purpose storage and a Binary Coded Decimal (BCD) calendar mode, enabling easy time and date keeping.

13.2 Features

- · 32-bit Real Time Counter.
- 15-bit pre-counter, for flexible frequency scaling or for use as an independent counter.
- · EM4 Hibernate operation and wakeup.
- · 128 byte general purpose retention data.
- · Oscillator failure detection.
- Can continue through system reset; only reset by power loss, pin, or software reset.
- · Calendar mode.
 - · BCD encoding.
 - · Three programmable alarms.
 - · Leap year correction.
- · Three Capture/Compare registers.
 - Capture of PRS events from other parts of the system.
 - · Compare match or input capture can trigger interrupts.
 - Compare register 1, RTCC_CC1_CCV can be used as a top value for the main counter.
 - Compare register 0, RTCC_CC0_CCV can be used as a top value for the pre-counter.
 - · Compare match events are available to other peripherals through the Peripheral Reflex System (PRS).

13.3 Functional Description

The RTCC is a 32-bit up-counter with three Capture/Compare channels. In addition, the RTCC includes a 15-bit pre-counter which can be used as an independent counter or to prescale the main counter. An overview of the RTCC module is shown in Figure 13.1 RTCC Overview on page 378.




Figure 13.1. RTCC Overview

13.3.1 Counter

The RTCC consists of two counters; the 32-bit main counter, RTCC_CNT (RTCC_TIME and RTCC_DATE in calendar mode), and a 15-bit pre-counter, RTCC_PRECNT. The pre-counter can be used as an independent counter or to generate a specific frequency for the main counter. In both configurations, the pre-counter can be used to generate compare match events or be captured in the Capture/Compare channels as a result of an external PRS event. Refer to 13.3.2 Capture/Compare Channels for details on how to configure the Capture/Compare channels for use with the pre-counter.




Figure 13.2. RTCC counters

The RTCC is enabled by setting the ENABLE bit in RTCC_CTRL. When the RTCC is enabled, the pre-counter (RTCC_PRECNT) increments upon each positive clock edge of LFCLK_{RTCC}. If CNTTICK in RTCC_CTRL is set to PRESC, the pre-counter will continue to count up, wrapping around to zero when it overflows. If CNTTICK in RTCC_CTRL is set to CCV0MATCH, the pre-counter will wrap around when it hits the value configured in RTCC_CC0.

The main counter of the RTCC, RTCC_CNT, has two modes; normal mode and calendar mode. In normal mode, the main counter is available in RTCC_CNT and increments upon each tick given from the pre-counter. Refer to 13.3.1.1 Normal Mode for a description on how to configure the frequency of these ticks. In calendar mode, the counter value is available in RTCC_TIME and RTCC_DATE, keeping track of seconds, minutes, hours, day of month, day of week, months, and years, all encoded in BCD format. Refer to 13.3.1.2 Calendar Mode for details on this mode. The mode of the main counter is configured in CNTMODE in RTCC_CTRL. The differences between the two modes are summarized below.

Normal mode

- Incremental counter, RTCC_CNT.
- RTCC_CCx_CCV used for Capture/Compare value.

· Calendar mode

- BCD counters, RTCC_DATE, RTCC_TIME.
- RTCC CCx TIME and RTCC CCx DATE used for Capture/Compare value.

Note: The mode of the RTCC must be configured for CALENDAR mode in RTCC_CTRL_CNTMODE before writing to the mode dependent registers, RTCC_TIME, RTCC_DATE, RTCC_CCx_TIME, and RTCC_CCx_DATE. Writes to these registers when in NORMAL mode will be ignored.

13.3.1.1 Normal Mode

The main counter can receive a tick based on different tappings from the pre-counter, allowing the ticks to be power of 2 divisions of the $LFCLK_{RTCC}$. For more accurate configuration of the tick frequency, $RTCC_CCO_CCV[14:0]$ can be used as a top value for $RTCC_PRECNT$. When reaching the top value, the main counter receives a tick and the pre-counter wraps around. Table 13.1 RTCC Resolution Vs Overflow, F_{LFCLK} = 32768 Hz on page 380 summarizes the resolutions available when using a 32768 Hz oscillator as source for $LFCLK_{RTCC}$.

Table 13.1. RTCC Resolution Vs Overflow, F_{LFCLK} = 32768 Hz

RTCC_CTRL_CNTTICK	RTCC_CTRL_CNTPRESC	Main counter period, T _{CNT}	Overflow
CCV0MATCH	Don't care	(RTCC_CC0_CCV + 1)/F _{LFCLK} s	2 ³² *T _{CNT} seconds
	DIV1	30.5 µs	36.4 hours
	DIV2	61 µs	72.8 hours
	DIV4	122 µs	145.6 hours
	DIV8	244 μs	12 days
	DIV16	488 μs	24 days
	DIV32	977 μs	48 days
	DIV64	1.95 ms	97 days
PRESC	DIV128	3.91 ms	194 days
PRESC	DIV256	7.81 ms	388 days
	DIV512	15.6 ms	776 days
	DIV1024	31.25 ms	4.2 years
	DIV2048	62.5 ms	8.5 years
	DIV4096	0.125 s	17 years
	DIV8192	0.25 s	34 years
	DIV16384	0.5 s	68 years
	DIV32768	1 s	136 years

By default, the counter will keep counting until it reaches the top value, 0xFFFFFFF, before it wraps around and continues counting from zero. By setting CCV1TOP in RTCC_CTRL, a Capture/Compare channel 1 compare match will result in the main counter wrapping to 0. The timer will then wrap around on a channel 1 compare match (RTCC_CNT = RTCC_CC1_CCV). Before using the CCV1TOP setting, make sure to set this bit prior to or at the same time the RTCC is enabled. Setting CCV1TOP after enabling the RTCC (RTCC_CTRL_MODE != DISABLED) may cause unintended operation (e.g. if RTCC_CNT > RTCC_CC1_CCV, RTCC_CNT will wrap when reaching 0xFFFFFFF rather than RTCC_CC1_CCV).

Note: If the RTCC is being reconfigured, and capture compare channel 1 has previously been used, a CCV1TOP wrap event might be pending. This would lead to the first tick of the main counter being a wrap to 0. To clear any pending wrap events, use the following procedure before reconfiguring the RTCC:

- 1. RTCC->CC[1].CTRL = RTCC_CC_CTRL_MODE_OFF;
- 2. RTCC->CTRL = RTCC_CTRL_CNTTICK_PRESC | RTCC_CTRL_CNTMODE_NORMAL | RTCC_CTRL_ENABLE;
- 3. rtcc_cnt_pre = RTCC->CNT;
- 4. while(RTCC->CNT == rtcc cnt pre);
- 5. Reconfigure the RTCC

13.3.1.2 Calendar Mode

The RTCC includes a calendar mode which implements time and date decoding in hardware. Calendar mode is enabled by configuring CNTMODE in RTCC_CTRL to CALENDAR. When in calendar mode, the counter value is available in RTCC_TIME and RTCC_DATE. RTCC_TIME shows seconds, minutes, and hours while RTCC_DATE shows day of month, month, year, and day of week. RTCC_TIME and RTCC_DATE are encoded in BCD format. In calendar mode, the pre-counter should be configured to give ticks with a period of one second, i.e. RTCC_CTRL_CNTTICK should be set to PRESC, and the CNTPRESC bitfield of the RTCC_CTRL register should be set to DIV32768 if a 32768 Hz clock source is used.

In calendar mode, the time and date registers of the capture compare channels, RTCC_CCx_TIME and RTCC_CCx_DATE, are used to set compare values. Compare values can be set on seconds, minutes, hours, days, and months. Whether day of week or day of month is used for a Capture/Compare channel, it is configured in RTCC_CCx_CTRL_DAYCC of the respective Capture/Compare channel.

The RTCC will automatically compensate for 28-, 29- (leap year), 30-, and 31-day months. The day of week counter, RTCC_DATE_DAYOW, is a three bit counter incrementing when RTCC_TIME_HOURT overflows, wrapping around every seventh day. Automatic leap year correction, extending the month of February from 28 to 29 days every fourth year is by default enabled, but can be disabled by setting the LYEARCORRDIS bit in RTCC_CTRL. The pseudo-code for leap year correction is as follows:

```
if RTCC_DATE_YEARU modulo 2 = 0:
    if RTCC_DATE_YEARU modulo 4 = 0:
        leap_year = true
    else:
        leap_year = false
else:
    if (RTCC_DATE_YEARU + 2) modulo 4 = 0:
        leap_year = true
    else:
        leap_year = false
```

The seconds, minute, hour segments are represented in 24-hour BCD format. The month segments are enumerated as shown in Table 13.2 RTCC calendar enumeration on page 381.

Month	RTCC_DATE_MONTHT	RTCC_DATE_MONTHU
January	0b0	0b0001
February	0b0	0b0010
March	0b0	0b0011
April	0b0	0b0100
May	0b0	0b0101
June	0b0	0b0110
July	0b0	0b0111
August	0b0	0b1000
September	0b0	0b1001
October	0b1	0b0000
November	0b1	0b0001
December	0b1	0b0010

Table 13.2. RTCC calendar enumeration

13.3.1.3 RTCC Initialization

The counters of the RTCC, RTCC_CNT (RTCC_TIME and RTCC_DATE in calendar mode) and RTCC_PRECNT, can at any time be written by software, as long as the registers are not locked using RTCC_LOCKKEY. All RTCC registers use the immediate synchronization scheme, described in 4.3.1 Writing.

Note: Writing to the RTCC_PRECNT register may alter the frequency of the ticks for the RTCC_CNT register.

13.3.2 Capture/Compare Channels

Three capture/compare channels are available in the RTCC. Each channel can be configured as input capture or output compare, by setting the corresponding MODE in the RTCC_CCx_CTRL register.





Figure 13.3. RTCC Compare match and PRS output illustration

In input capture mode the RTCC_CNT (RTCC_TIME and RTCC_DATE in calendar mode) register is captured into the RTCC_CCx_CCV (RTCC_CCx_TIME and RTCC_CCx_DATE in calendar mode) register when an edge is detected on the selected PRS input channel. The active capture edge is configured in the ICEDGE control bits.

In output compare mode the compare values are set by writing to the RTCC compare channel registers RTCC_CCx_CCV (RTCC_CCx_TIME and RTCC_CCx_DATE in calendar mode). These values will be compared to the main counter, RTCC_CNT (RTCC_TIME and RTCC_DATE in calendar mode), or a mixture of the main counter and the pre-counter, as illustrated in Figure 13.4 RTCC Compare base illustration on page 384. Compare base for the capture compare channels is set by configuring COMP-BASE in RTCC_CCx_CTRL.






Figure 13.4. RTCC Compare base illustration

Table 13.3 RTCC Capture/Compare Subjects on page 384 summarizes which registers being subject to comparison for different configurations of RTCC_CTRL_CNTMODE and RTCC_CCx_CTRL_COMPBASE.

Table 13.3. RTCC Capture/Compare Subjects

RTCC_CTRL_CNTMODE	NORMAL	CALENDAR
RTCC_CCx_CTRL_COMPBASE = CNT	RTCC_CNT vs. RTCC_CCx_CCV	RTCC_TIME vs. RTCC_CCx_TIME and RTCC_DATE vs. RTCC_CCx_DATE
RTCC_CCx_CTRL_COMPBASE = PRECNT	{RTCC_CNT[16:0],RTCC_PRECNT[14:0]} vs. RTCC_CCx_CCV	RTCC_PRECNT vs. RTCC_CCx_CCV[14:0]

Figure 13.5 RTCC Compare in calendar mode, COMPBASE = CNT on page 385 illustrates how the compare events are evaluated when in calendar mode with RTCC_CCx_CTRL_COMPBASE = CNT. The SECU, SECT, MINU, MINT, HOURU, HOURT, MONTHU, and MONTHT bitfields in RTCC_CCx_TIME and RTCC_CCx_DATE are compared to the corresponding bitfields in RTCC_DATE and RTCC_TIME. The DAYU and DAYT bitfields in RTCC_CCx_DATE will be compared to {RTCC_DATE_DAYOMT, RTCC_DATE_DAYOMT} if DAYCC in RTCC_CCx_CTRL is set to MONTH. If DAYCC in RTCC_CCx_CTRL is set to WEEK, the DAYU and DAYT bitfields in RTCC_CCx_DATE will be compared to {0b000, RTCC_DATE_DAYOW}.




Figure 13.5. RTCC Compare in calendar mode, COMPBASE = CNT

To generate periodically recurring events, it is possible to mask out parts of the compare match values. By configuring COMPMASK in RTCC_CCx_CTRL, parts of the compare values will be masked out, limiting which part of the compare register being subject to comparison with the counter. Figure 13.6 RTCC Compare mask illustration, COMPMASK=11 on page 385 illustrates the effect of COMPMASK when in normal mode and calendar mode.




Figure 13.6. RTCC Compare mask illustration, COMPMASK=11

Upon a compare match, the respective Capture/Compare interrupt flag CCx is set. Additionally, the event selected by the CMOA setting is generated on the corresponding PRS output. This is illustrated in Figure 13.3 RTCC Compare match and PRS output illustration on page 383.

13.3.3 Interrupts and PRS Output

The RTCC has one interrupt for each of its 3 Capture/Compare channels, CC0, CC1, and CC2. Each Capture/Compare channel has a PRS output with configurable actions upon compare match.

The interrupt flag CNTTICK is set each time the main counter receives a tick (each second in calendar mode). In calendar mode, there are also interrupt flags being set each minute, hour, day, week, and month.

Upon oscillator failure detection, the OSCFAIL flag will be set.

13.3.3.1 Main Counter Tick PRS Output

To output the ticks for the main counter on PRS, it is possible to use a Capture/Compare channel and mask all the bits, i.e. RTCC_CCx_CTRL_COMPBASE=CNT and RTCC_CCx_CTRL_COMPMASK=31. PRS output of main counter ticks does not work if the main counter is not prescaled.

Note: To be able to mask all bits in the main counter, RTCC_CTRL_CNTMODE has to be set to CALENDAR. In NORMAL mode, the least significant bit can not be masked out.

13.3.4 Energy Mode Availability

The RTCC is available in all energy modes except EM4 Shutoff. To enable RTCC operation in EM4 Hibernate, the EMU_EM4CTRL register in the EMU has to be configured. Any enabled RTCC interrupt will wake the system up from EM4 Hibernate; if EM4WU in RTCC EM4WUEN is set. Refer to 10. EMU - Energy Management Unit for details on how to configure the EMU.

13.3.5 Register Lock

To prevent accidental writes to the RTCC registers, the RTCC_LOCKKEY register can be written to any value other than the unlock value. To unlock the register, write the unlock value to RTCC LOCKKEY. Registers affected by this lock are:

- RTCC_CTRL
- RTCC PRECNT
- RTCC CNT
- RTCC TIME
- RTCC_DATE
- RTCC IEN
- RTCC POWERDOWN
- RTCC CCx CTRL
- RTCC CCx CCV
- RTCC CCx TIME
- RTCC CCx DATE

13.3.6 Oscillator Failure Detection

To be able to detect OSC failure, the RTCC includes a security mechanism ensuring that at least three OSC cycles are detected within one period of the ULFRCO. If no OSC cycles are detected, the OSCFAIL interrupt flag is set. OSC failure detection is enabled by setting the OSCFDETEN bit in RTCC_CTRL.

13.3.7 Retention Registers

The RTCC includes 32 x 32 bit registers which can be retained in all energy modes except EM4 Shutoff. The registers are accessible through the RETx_REG registers. Retention is by default enabled in EM0 Active through EM4 Hibernate/Shutoff. The registers can be shut off to save power by setting the RAM bit in RTCC_POWERDOWN.

Note: The retention registers are mapped to a RAM instance and have undefined state out of reset.

13.3.8 Debug Session

By default, the RTCC is halted when code execution is halted from the debugger. By setting the DEBUGRUN bit in the RTCC_CTRL register, the RTCC will continue to run even when the debugger has halted the system.

13.4 Register Map

The offset register address is relative to the registers base address.

Offset	Name	Туре	Description
0x000	RTCC_CTRL	RW	Control Register
0x004	RTCC_PRECNT	RWH	Pre-Counter Value Register
0x008	RTCC_CNT	RWH	Counter Value Register
0x00C	RTCC_COMBCNT	R	Combined Pre-Counter and Counter Value Register
0x010	RTCC_TIME	RWH	Time of Day Register
0x014	RTCC_DATE	RWH	Date Register
0x018	RTCC_IF	R	RTCC Interrupt Flags
0x01C	RTCC_IFS	W1	Interrupt Flag Set Register
0x020	RTCC_IFC	(R)W1	Interrupt Flag Clear Register
0x024	RTCC_IEN	RW	Interrupt Enable Register
0x028	RTCC_STATUS	R	Status Register
0x02C	RTCC_CMD	W1	Command Register
0x030	RTCC_SYNCBUSY	R	Synchronization Busy Register
0x034	RTCC_POWERDOWN	RW	Retention RAM Power-down Register
0x038	RTCC_LOCK	RWH	Configuration Lock Register
0x03C	RTCC_EM4WUEN	RW	Wake Up Enable
0x040	RTCC_CC0_CTRL	RW	CC Channel Control Register
0x044	RTCC_CC0_CCV	RWH	Capture/Compare Value Register
0x048	RTCC_CC0_TIME	RWH	Capture/Compare Time Register
0x04C	RTCC_CC0_DATE	RWH	Capture/Compare Date Register
0x050	RTCC_CC1_CTRL	RW	CC Channel Control Register
0x054	RTCC_CC1_CCV	RWH	Capture/Compare Value Register
0x058	RTCC_CC1_TIME	RWH	Capture/Compare Time Register
0x05C	RTCC_CC1_DATE	RWH	Capture/Compare Date Register
0x060	RTCC_CC2_CTRL	RW	CC Channel Control Register
0x064	RTCC_CC2_CCV	RWH	Capture/Compare Value Register
0x068	RTCC_CC2_TIME	RWH	Capture/Compare Time Register
0x06C	RTCC_CC2_DATE	RWH	Capture/Compare Date Register
0x104	RTCC_RET0_REG	RW	Retention Register
	RTCC_RETx_REG	RW	Retention Register
0x180	RTCC_RET31_REG	RW	Retention Register

13.5 Register Description

13.5.1 RTCC_CTRL - Control Register (Async Reg)

For more information about asynchronous registers see 4.3 Access to Low Energy Peripherals (Asynchronous Registers).

Offset	Bit Position																																		
0x000	30	53	28	27	26	ì	52	24	23	22	7 2	; c		19	9	17	16	15	4		2	12	7	9	σ	, &	1	_	9	2	4	က	7	_	0
Reset		·	•	•	•	•	'	•		•	•		•			0	0	0		·		0			0x0					0	0		0		0
Access																¥ N	₩ M	₩				¥ N			 ≷					M	₩ M		\ N		RW
Name																LYEARCORRDIS	CNTMODE	Z				CNTTICK			CNTPRESC					CCV1TOP	PRECCV0TOP		DEBUGRUN		ENABLE
Bit	Name	;				F	Res	et			Α	cce	ss	D	Desc	crip	tio	n																	
31:18	Rese	ved					To e		ure	CO	mpa	tibili	ty	with	h fut	ure	de	vice	s, a	lwa	ays	wr	ite k	oits	to (). Мо	ore	inf	orn	natic	n in	1.2	Col	nven	1-
17	LYEA	RCO	RR	DIS		C)				R	W		L	.eap	Ye	ar	Cor	rec	tio	n [Disa	ble	d											
	When	clea	ared	l, Fel	orua	ary	has	s 29	9 da	ays	in I	еар	уe	ars	. WI	hen	se	t, Fe	bru	ary	/ a	lwa	ys h	as :	28	days	6.								
16	CNTN	1ODI	E			()				R	W		N	/lain	Co	un	ter	Мо	de															
	Confi	gure	COL	ınt m	ode	e fo	or th	ne r	naiı	n c	oun	ter.																							
	Value	e Mo				Mod	le						Description The region occurred is increased with 4 for each tick.																						
	0	<u> </u>					NORMAL								The main counter is incremented with 1 for each tick.																				
	1					(CALENDAR							The main counter is in calendar mode.														_							
15	OSCF	DET	ΓEN	l		()				R	W		Oscillator Failure Detection Enable																					
	When	set,	the	OS	CFA	٩IL	inte	erru	ıpt 1	flaç	g wil	l be	se	et if no ticks are detected on LFCLK _{RTCC} within one ULFRCO cycle.																					
14:13	Rese	ved					To e		ıre	CO	mpa	tibili	ty	with	h fut	ure	de	vice	s, a	lwa	ays	wr	ite k	oits	to (). Mc	ore	inf	orn	natic	n in	1.2	Col	nven	1-
12	CNTT	ICK				()				R	W		C	Cou	ntei	Pr	esc	ale	r M	loc	le													
														on RTCC_CC0_CCV[14:0] compare match with the pre-counter or tick on a lid in the RTCC_CTRL register.												n a									
	Value					N	Mod	le						С	Desc	cript	ion																		_
	0	PRESC							C	CNT	reg	iste	er tic	ks	aco	or	ding	j to	cor	nfigu	uratio	on	in (CN	TPR	ESC	Э.								
	1 CCV0MATCH							CNT register ticks when PRECNT matches RTCC_CC0_CCV[14:0]												_															
11:8	CNTF	CNTPRESC 0x0								R	W		C	Cou	ntei	· Pr	esc	ale	r V	alι	ıe														
	Confi	Configure counting fre					equency of the CNT register							ister.																					
	Value					N	Mode [Description																				
	0					DIV1						CLK _{CNT} = LFECLK _{RTCC} /1																							
	1	1						DIV2								CLK _{CNT} = LFECLK _{RTCC} /2																			

	Enable the RTCC.			
0	ENABLE	0 F	RW	RTCC Enable
1	Reserved	To ensure comp tions	atibility w	vith future devices, always write bits to 0. More information in 1.2 Conven-
	1			RTCC is running in debug mode
	0			RTCC is frozen in debug mode
	Value			Description
	Set this bit to keep th	e RTCC running d	uring a d	ebug halt.
2	DEBUGRUN	0 F	RW	Debug Mode Run Enable
3	Reserved	To ensure comp tions	atibility w	vith future devices, always write bits to 0. More information in 1.2 Conven-
	When set, the pre-co	unter wraps around	d when F	PRECNT equals RTCC_CC0_CCV[14:0].
4	PRECCV0TOP	0 0	RW	Pre-counter CCV0 Top Value Enable
	When set, the counter			
5	CCV1TOP		RW	CCV1 Top Value Enable
7:6	Reserved	To ensure comp	atibility w	vith future devices, always write bits to 0. More information in 1.2 Conven-
	15	DIV32768		CLK _{CNT} = LFECLK _{RTCC} /32768
	14	DIV16384		CLK _{CNT} = LFECLK _{RTCC} /16384
	13	DIV8192		CLK _{CNT} = LFECLK _{RTCC} /8192
	12	DIV4096		$CLK_{CNT} = LFECLK_{RTCC}/4096$
	11	DIV2048		CLK _{CNT} = LFECLK _{RTCC} /2048
	10	DIV1024		CLK _{CNT} = LFECLK _{RTCC} /1024
	9	DIV512		CLK _{CNT} = LFECLK _{RTCC} /512
	8	DIV256		CLK _{CNT} = LFECLK _{RTCC} /256
	7	DIV128		CLK _{CNT} = LFECLK _{RTCC} /128
	6	DIV64		CLK _{CNT} = LFECLK _{RTCC} /64
	5	DIV32		CLK _{CNT} = LFECLK _{RTCC} /32
	4	DIV16		CLK _{CNT} = LFECLK _{RTCC} /16
	3	DIV8		CLK _{CNT} = LFECLK _{RTCC} /8
	2	DIV4		CLK _{CNT} = LFECLK _{RTCC} /4
Bit	Name	Reset /	Access	Description

13.5.2 RTCC_PRECNT - Pre-Counter Value Register (Async Reg)

For more information about asynchronous registers see 4.3 Access to Low Energy Peripherals (Asynchronous Registers).

Offset															Bi	t Po	siti	on														
0x004	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	2	4	က	7	_	0
Reset			•	•	•	•		•	•	•			•	•		•			•	•	•		•	•	0000x0			•		•	•	
Access																									RWH							
Name																									PRECNT							

Bit	Name	Reset	Access	Description							
31:15	Reserved	To ensure contions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-							
14:0	PRECNT	0x0000	RWH	Pre-Counter Value							
	Gives access to the Pre-counter value of the RTCC.										

13.5.3 RTCC_CNT - Counter Value Register (Async Reg)

For more information about asynchronous registers see 4.3 Access to Low Energy Peripherals (Asynchronous Registers).

Offset		Bit Position																														
0x008	31	2																														
Reset		0000000×0																														
Access																	⊑ } Ł															
Name		CONT																														

Bit	Name	Reset	Access	Description						
31:0	CNT	0x00000000	RWH	Counter Value						
	Gives access to the main counter value of the RTCC. Register can not be written and will be read as zero when RTCC_CTRL_CNTMODE = CALENDAR.									

13.5.4 RTCC_COMBCNT - Combined Pre-Counter and Counter Value Register

Offset	Bit Position	
0x00C	0 2 3 3 3 3 3 3 3 4 5 5 5 5 5 5 5 5 5 5 5 5	0 8 7 0 0 4 8 0 7 0
Reset	00000x0	0000×0
Access	s c	α
Name	CNTLSB	PRECNT

Bit	Name	Reset	Access	Description
31:15	CNTLSB	0x00000	R	Counter Value
	Gives access to CALENDAR.	the 17 LSBs of the	main counte	r, CNT. Register will be read as zero when RTCC_CTRL_CNTMODE =
			_	
14:0	PRECNT	0x0000	R	Pre-Counter Value

13.5.5 RTCC_TIME - Time of Day Register (Async Reg)

For more information about asynchronous registers see 4.3 Access to Low Energy Peripherals (Asynchronous Registers).

Offset															Bi	t Po	siti	on														
0x010	31	30	29	28	27	26	25	24	23	22	21	20	19	9	17	16	15	14	13	12	7	10	ဝ	∞	7	9	5	4	က	2	_	0
Reset								•			2	S S		Š	2				0x0			2	2				0x0			Č	2	
Access											7/4/0	[} Y							RWH			EWH					RWH			RWH		
Name											Tailon	_			0200				MINT)				SECT			SECL	0	

Name	Reset	Access	Description
Reserved	To ensure of tions	compatibility	with future devices, always write bits to 0. More information in 1.2 Conven-
HOURT	0x0	RWH	Hours, Tens
			er can not be written and will be read as zero when
HOURU	0x0	RWH	Hours, Units
			er can not be written and will be read as zero when
Reserved	To ensure tions	compatibility	with future devices, always write bits to 0. More information in 1.2 Conven-
MINT	0x0	RWH	Minutes, Tens
			ister can not be written and will be read as zero when
MINU	0x0	RWH	Minutes, Units
			ster can not be written and will be read as zero when
Reserved	To ensure tions	compatibility	with future devices, always write bits to 0. More information in 1.2 Conven-
SECT	0x0	RWH	Seconds, Tens
			gister can not be written and will be read as zero when
SECU	0x0	RWH	Seconds, Units
	oart of the second NTMODE = NORN		ister can not be written and will be read as zero when
	HOURT Shows the tense RTCC_CTRL_C HOURU Shows the unit perfect Reserved MINT Shows the tense RTCC_CTRL_C MINU Shows the unit perfect RTCC_CTRL_C Reserved SECT Shows the tense RTCC_CTRL_C SECU Shows the unit perfect RTCC_CTRL_C	Reserved To ensure tions HOURT 0x0 Shows the tens part of the hour connected to the	Reserved To ensure compatibility tions HOURT Ox0 RWH Shows the tens part of the hour counter. Regist RTCC_CTRL_CNTMODE = NORMAL. HOURU Ox0 RWH Shows the unit part of the hour counter. Registe RTCC_CTRL_CNTMODE = NORMAL. Reserved To ensure compatibility tions MINT Ox0 RWH Shows the tens part of the minute counter. Reg RTCC_CTRL_CNTMODE = NORMAL. MINU Ox0 RWH Shows the unit part of the minute counter. Register RTCC_CTRL_CNTMODE = NORMAL. MINU Ox0 RWH Shows the unit part of the minute counter. Register RTCC_CTRL_CNTMODE = NORMAL. Reserved To ensure compatibility tions SECT Ox0 RWH Shows the tens part of the second counter. Register RTCC_CTRL_CNTMODE = NORMAL. SECU Ox0 RWH Shows the tens part of the second counter. Register RTCC_CTRL_CNTMODE = NORMAL.

13.5.6 RTCC_DATE - Date Register (Async Reg)

For more information about asynchronous registers see 4.3 Access to Low Energy Peripherals (Asynchronous Registers).

Offset		—													Bit	t Po	siti	on					T								
0x014	33	29	28	27	26	25	24	23	22	2	50 1	19	2 9	<u>∞</u> i	17	16	15	4	13	12	7	10	ဝ	∞	7	ဖ	2	4	က	.7	- 0
Reset						0X0				0X0				0×0						0		ć) N				2) N		000	?
Access						RWH				RWH				RWH						RWH		- 154	I A Y					Ε >		RWH	
						~				<u>~</u>				~						-							Η.				
Name						DAYOW				YEART				YEARU						MONTHT		Ė								DAYOMU)
						Δ				ΥĒ				YE						S		2	<u>></u>				Š	5		DÀ	i
Bit	Name					Re	eset			Α	cces	SS	D	esci	ript	tion															
31:27	Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Contions DAYOW 0x0 RWH Day of Week Shows the day of week counter. Register can not be written and will be read as zero when RTCC_CTRL_CNTMOD NORMAL.														Con	ven-															
26:24	Shows the day of week counter. Register can not be written and will be read as zero when RTCC_CTRL_CNTMC																														
	Shows the day of week counter. Register can not be written and will be read as zero when RTCC_CTRL_CNTMODE NORMAL. YEART 0x0 RWH Year, Tens														=																
23:20	NORMAL. YEART 0x0 RWH Year, Tens																														
19:16	YEAR	U				0x	0			R	WH		Y	ear,	Un	its															
	Shows										Regis	ster	ca	n no	ot b	e w	ritte	n ar	nd w	/ill b	e rea	ad a	is ze	ero v	whei	n					
15:13	Reser	ved				To tio		ure	cor	пра	tibilit	ty w	ith	futu	ire	dev	ices	s, al	way	s wr	ite b	its t	o 0.	Мо	re in	forn	natio	on in	1.2 (Con	ven-
12	MONT	НТ				0				R	WH		M	ont	h, 1	Tens	S														
	Shows										r. Re	gist	ter	can	no	t be	wri	tten	and	liw b	l be	rea	d as	zer	o wl	hen					
11:8	MONT	HU				0x	0			R	WH		M	ont	h, l	Jnit	s														
	Shows										. Re	giste	er (can	not	t be	writ	ten	and	will	be r	reac	l as	zero	o wh	en					
7:6	Reser	ved				To tio		ure	cor	пра	tibilit	ty w	ith	futu	ire	dev	ices	s, al	way	s wr	ite b	its t	o 0.	Мо	re in	forn	natio	on in	1.2 (Con	ven-
5:4	DAYO	MT				0x	0			R	WH		D	ay c	of N	/lon	th,	Ten	s												
	Shows										coun	iter.	Re	egis	ter	can	not	t be	writ	ten :	and	will	be r	read	as :	zero	wh:	en			

Day of Month, Units

Shows the unit part of the day of month counter. Register can not be written and will be read as zero when

DAYOMU

0x0

RTCC_CTRL_CNTMODE = NORMAL.

RWH

3:0

13.5.7 RTCC_IF - RTCC Interrupt Flags

Offset	Bit Position										
0x018	33 30 30 30 30 30 30 30 30 30 30 30 30 3	9 0	n w	7	9	2	4	က	2	_	0
Reset		0	0	0	0	0	0	0	0	0	0
Access		۵۲ ر	<u>د</u> مح	2	2	22	2	Я	2	R	2
Name		519	DAYTICK	HOURTICK	MINTICK	CNTTICK	OSCFAIL	CC2	CC1	CC0	OF

Bit	Name	Reset	Access	Description
31:11	Reserved	To ensure cor tions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
10	MONTHTICK	0	R	Month Tick
	Set each time the mo	nth counter incr	ements.	
9	DAYOWOF	0	R	Day of Week Overflow
	Set each time the day	of week counter	er overflows	3.
8	DAYTICK	0	R	Day Tick
	Set each time the day	counter increm	ents.	
7	HOURTICK	0	R	Hour Tick
	Set each time the hou	ur counter increr	ments.	
6	MINTICK	0	R	Minute Tick
	Set each time the mir	nute counter inci	rements.	
5	CNTTICK	0	R	Main Counter Tick
	Set each time the ma	in counter is upo	dated.	
4	OSCFAIL	0	R	Oscillator Failure Interrupt Flag
	Set when an oscillato	r failure has bee	en detected	
3	CC2	0	R	Channel 2 Interrupt Flag
	Set when a channel 2	event has occu	ırred.	
2	CC1	0	R	Channel 1 Interrupt Flag
	Set when a channel 1	event has occu	ırred.	
1	CC0	0	R	Channel 0 Interrupt Flag
	Set when a channel 0	event has occu	ırred.	
0	OF	0	R	Overflow Interrupt Flag
	Set when a RTCC over	erflow has occu	rred.	

13.5.8 RTCC_IFS - Interrupt Flag Set Register

Offset															Ві	it Po	siti	on														
0x01C	31	30	29	28	27	26	25	24	23	22	21	20	19	9	17	16	15	4	13	12	7	10	6	ω	7	9	2	4	က	2	_	0
Reset			'		'	'							'	•	'	'						0	0	0	0	0	0	0	0	0	0	0
Access																						W	W1	W1	W1	W1	W1	W1	W1	W1	W1	W
Name																						MONTHTICK	DAYOWOF	DAYTICK	HOURTICK	MINTICK	CNTTICK	OSCFAIL	CC2	CC1	CC0	OF

Bit	Name	Reset	Access	Description
31:11	Reserved	To ensure contions	mpatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
10	MONTHTICK	0	W1	Set MONTHTICK Interrupt Flag
	Write 1 to set the MO	NTHTICK interro	upt flag	
9	DAYOWOF	0	W1	Set DAYOWOF Interrupt Flag
	Write 1 to set the DAY	OWOF interrup	t flag	
8	DAYTICK	0	W1	Set DAYTICK Interrupt Flag
	Write 1 to set the DAY	TICK interrupt f	flag	
7	HOURTICK	0	W1	Set HOURTICK Interrupt Flag
	Write 1 to set the HO	JRTICK interrup	ot flag	
6	MINTICK	0	W1	Set MINTICK Interrupt Flag
	Write 1 to set the MIN	ITICK interrupt f	lag	
5	CNTTICK	0	W1	Set CNTTICK Interrupt Flag
	Write 1 to set the CN	ΓΤΙCK interrupt	flag	
4	OSCFAIL	0	W1	Set OSCFAIL Interrupt Flag
	Write 1 to set the OSC	CFAIL interrupt f	flag	
3	CC2	0	W1	Set CC2 Interrupt Flag
	Write 1 to set the CC2	2 interrupt flag		
2	CC1	0	W1	Set CC1 Interrupt Flag
	Write 1 to set the CC1	I interrupt flag		
1	CC0	0	W1	Set CC0 Interrupt Flag
	Write 1 to set the CCC) interrupt flag		
0	OF	0	W1	Set OF Interrupt Flag
	Write 1 to set the OF	interrupt flag		

13.5.9 RTCC_IFC - Interrupt Flag Clear Register

Offset										В	it Po	sitior	1													
0x020	30 29	28	26	25	23	22	21	0 0	<u> </u>	1 7	16	15	<u>†</u>	5 5	7 =	19	6	8	7	9	5	4	3	2	1	0
Reset								-								0	0	0	0	0	0	0	0	0	0	0
Access																(R)W1	(R)W1	(R)W1	(R)W1	(R)W1	(R)W1	(R)W1	(R)W1	(R)W1	(R)W1	(R)W1
Name																MONTHTICK	DAYOWOF	DAYTICK	HOURTICK	MINTICK	CNTTICK	OSCFAIL	CC2	CC1	CC0	OF
Bit	Name			Rese	et		Acce	ss	De	scrip	otion															
31:11	Reserved	Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Contions MONTHTICK 0 (R)W1 Clear MONTHTICK Interrupt Flag Write 1 to clear the MONTHTICK interrupt flag. Reading returns the value of the IF and clears the corresponding interflags (This feature must be enabled globally in MSC.).														Coi	nven	-								
10	MONTHTI	Vrite 1 to clear the MONTHTICK interrupt flag. Reading returns the value of the IF and clears the corresponding into																								
	Write 1 to of flags (This	Write 1 to clear the MONTHTICK interrupt flag. Reading returns the value of the IF and clears the corresponding inte flags (This feature must be enabled globally in MSC.). DAYOWOF 0 (R)W1 Clear DAYOWOF Interrupt Flag														rrup	t									
9	DAYOWOF	AYOWOF 0 (R)W1 Clear DAYOWOF Interrupt Flag Write 1 to clear the DAYOWOF interrupt flag. Reading returns the value of the IF and clears the corresponding interrupt																								
		flags (This feature must be enabled globally in MSC.). DAYOWOF 0 (R)W1 Clear DAYOWOF Interrupt Flag Write 1 to clear the DAYOWOF interrupt flag. Reading returns the value of the IF and clears the corresponding interruftlags (This feature must be enabled globally in MSC.).														ıpt										
8	DAYTICK			0			(R)W	1	Cle	ear D	AYTI	CK lı	nte	rrupt	Flaç											
	Write 1 to o									retur	ns th	e valı	ue	of the	IF a	nd c	lears	s the	e coi	rres	pond	ding	inte	rrup	t fla	gs
7	HOURTICE	Κ		0			(R)W	1	Cle	ear H	OUR	TICK	In	iterru	pt FI	ag										
	Write 1 to of flags (This										turns	the v	alu	ue of t	he IF	and	cle	ars t	he o	corre	espo	ndii	ng ir	iterr	upt	
6	MINTICK			0			(R)W	1	Cle	ar M	IINTI	CK In	ite	rrupt	Flag											
	Write 1 to o									retur	ns the	e valu	ıe	of the	IF a	nd cl	ears	the	cor	resp	onc	ling	inte	rrup	t flaç	gs
5	CNTTICK			0			(R)W	1	Cle	ear C	NTTI	CK II	nte	errupt	Flaç	I										
	Write 1 to o									retur	rns th	e val	ue	of the	e IF a	nd c	lear	s the	e co	rres	pon	ding	inte	rrup	t fla	gs
4	OSCFAIL			0			(R)W	1	Cle	ear O	SCF	AIL Ir	nte	rrupt	Flag	l										
	Write 1 to o									retur	ns th	e valı	ле	of the	IF a	nd c	lears	s the	cor	res	oon	ding	inte	rrup	t fla	gs
3	CC2			0			(R)W	1	Cle	ear C	C2 Ir	nterru	ıpt	Flag												
	Write 1 to of feature mu							ng r	retur	ns th	e val	ue of	the	e IF a	nd cl	ears	the	corr	espo	ondi	ng i	nter	rupt	flag	s (T	his
2	CC1			0			(R)W	1	Cle	ear C	C1 Ir	nterru	ıpt	t Flag												_
	Write 1 to of feature mu							ng r	retur	ns th	e val	ue of	the	e IF a	nd cl	ears	the	corr	espo	ondi	ng i	nter	rupt	flag	s (T	his
1	CC0			0			(R)W	1	Cle	ear C	C0 Ir	nterru	ıpt	Flag												

Write 1 to clear the CC0 interrupt flag. Reading returns the value of the IF and clears the corresponding interrupt flags (This

feature must be enabled globally in MSC.).

Bit	Name	Reset	Access	Description
0	OF	0	(R)W1	Clear OF Interrupt Flag
	Write 1 to clear the Office feature must be enabled		•	turns the value of the IF and clears the corresponding interrupt flags (This

13.5.10 RTCC_IEN - Interrupt Enable Register

Offset															Bi	t Pc	siti	on														
0x024	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	2	4	က	2	1	0
Reset																						0	0	0	0	0	0	0	0	0	0	0
Access																						₩	RW	RW	₽	R W	₽	RW	₩	RW	RW	RW
Name																						MONTHTICK	DAYOWOF	DAYTICK	HOURTICK	MINTICK	CNTTICK	OSCFAIL	CC2	CC1	CCO	OF

Bit	Name	Reset	Access	Description
31:11	Reserved	To ensure contions	mpatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
10	MONTHTICK	0	RW	MONTHTICK Interrupt Enable
	Enable/disable the I	MONTHTICK inte	rrupt	
9	DAYOWOF	0	RW	DAYOWOF Interrupt Enable
	Enable/disable the [DAYOWOF interru	upt	
8	DAYTICK	0	RW	DAYTICK Interrupt Enable
	Enable/disable the I	DAYTICK interrup	t	
7	HOURTICK	0	RW	HOURTICK Interrupt Enable
	Enable/disable the I	HOURTICK interr	upt	
6	MINTICK	0	RW	MINTICK Interrupt Enable
	Enable/disable the I	MINTICK interrup	t	
5	CNTTICK	0	RW	CNTTICK Interrupt Enable
	Enable/disable the 0	CNTTICK interrup	ot	
4	OSCFAIL	0	RW	OSCFAIL Interrupt Enable
	Enable/disable the 0	OSCFAIL interrup	t	
3	CC2	0	RW	CC2 Interrupt Enable
	Enable/disable the 0	CC2 interrupt		
2	CC1	0	RW	CC1 Interrupt Enable
	Enable/disable the 0	CC1 interrupt		
1	CC0	0	RW	CC0 Interrupt Enable
	Enable/disable the 0	CC0 interrupt		
0	OF	0	RW	OF Interrupt Enable
	Enable/disable the 0	OF interrupt		

13.5.11 RTCC_STATUS - Status Register

Offset															Bi	t Po	siti	on														
0x028	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	41	13	12	7	10	6	8	7	9	5	4	က	2	_	0
Reset																																
Access																																
Name																																

Bit	Name	Reset	Access	Description
31:0	Reserved	To ensure com tions	patibility w	vith future devices, always write bits to 0. More information in 1.2 Conven-

13.5.12 RTCC_CMD - Command Register

Offset															Bi	t Po	siti	on														
0x02C	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	ω	7	9	5	4	က	2	_	0
Reset			'					•	•		•		•		'		•	'	•		•				•	'	'		'		•	0
Access																																W
Name																																CLRSTATUS

Bit	Name	Reset	Access	Description
31:1	Reserved	To ensure contions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
0	CLRSTATUS	0	W1	Clear RTCC_STATUS Register
	Write a 1 to clear the	RTCC_STATUS	S register.	

13.5.13 RTCC_SYNCBUSY - Synchronization Busy Register

Offset	Bit Position	
0x030	33 30 30 30 30 30 30 30 30 30 30 30 30 3	0 4 m 0 1 0
Reset	0	
Access		2
Name	OMD	2

Bit	Name	Reset	Access	Description
31:6	Reserved	To ensure contions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
5	CMD	0	R	CMD Register Busy
	Set when the value w	ritten to CMD is	being synd	chronized.
4:0	Reserved	To ensure contions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-

13.5.14 RTCC_POWERDOWN - Retention RAM Power-down Register (Async Reg)

For more information about asynchronous registers see 4.3 Access to Low Energy Peripherals (Asynchronous Registers).

Offset															Bi	t Po	sitio	on														
0x034	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	7	10	တ	8	7	9	5	4	က	2	1	0
Reset		•	•																									•				0
Access																																Z N
Name																																RAM

Bit	Name	Reset	Access	Description
31:1	Reserved	To ensure o	compatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
0	RAM	0	RW	Retention RAM Power-down
	Shut off power to the	e Retention RA	M. Once it is	powered down, it cannot be powered up again

13.5.15 RTCC_LOCK - Configuration Lock Register (Async Reg)

For more information about asynchronous registers see 4.3 Access to Low Energy Peripherals (Asynchronous Registers).

Offset															Bi	t Pc	sitio	on														
0x038	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	7	10	6	ω	7	9	5	4	က	2	_	0
Reset		•	•		•	•	•	•	•	•	•	•	•	•	•				•	•	•		•	0000	nnnnxn	•	•		•	'		
Access																									[} Y							
Name																								711100	LOCANET							

Bit	Name	Reset	Access	Description
31:16	Reserved	To ensure c tions	ompatibility	with future devices, always write bits to 0. More information in 1.2 Conven-
15:0	LOCKKEY	0x0000	RWH	Configuration Lock Key

Write any other value than the unlock code to lock RTCC_CTRL, RTCC_PRECNT, RTCC_CNT, RTCC_TIME, RTCC_DATE, RTCC_IEN, RTCC_POWERDOWN, and RTCC_CCx_XXX registers from editing. Write the unlock code to unlock. When reading the register, bit 0 is set when the lock is enabled.

Mode	Value	Description
Read Operation		
UNLOCKED	0	All registers are unlocked
LOCKED	1	Registers are locked
Write Operation		
LOCK	0	Lock registers
UNLOCK	0xAEE8	Unlock all RTCC registers

13.5.16 RTCC_EM4WUEN - Wake Up Enable

Offset	Bit Position	
0x03C	1 1 <th>0</th>	0
Reset		0
Access		₩ M
Name		EM4WU

Bit	Name	Reset	Access	Description
31:1	Reserved	To ensure co tions	mpatibility (with future devices, always write bits to 0. More information in 1.2 Conven-
0	EM4WU	0	RW	EM4 Wake-up Enable
	Write 1 to enable wal	ke-up request, v	vrite 0 to di	sable wake-up request.

13.5.17 RTCC_CCx_CTRL - CC Channel Control Register (Async Reg)

Offset							В	it P	ositio	n										
0x040	30 29 28	27 26 25 24	23	22	20	19	18	16	15	4	13	12	11	10	6 8	7	5	4	3	1 0
Reset							0			00X0			0			0x0	0x0		0x0	0x0
Access							W.			χ ≷			RW		i	<u>}</u>	∑ N		Z.	N N
Name							DAYCC			COMPMASK			COMPBASE			PKSSEL	ICEDGE		СМОА	MODE
Bit	Name	Rese	t	A	cces	s D	escrip	tio	n											
31:18	Reserved	To entions	sure c	ompa	tibilit	y with	future	de	vices,	alw	ays	wri	te b	its t	o 0. Mo	re infor	mation	in	1.2 Co	nven-
17	DAYCC	0		R\	W	D	ay Ca	ptu	re/Co	mpa	re	Sele	ecti	on						
	Select whether	day of week,	or day	of mo	onth i	s sub	ject fo	r Ca	apture	/Cor	npa	are.								
	Value	Mode				D	escrip	tion	l											
	0	MON	ТН			D	ay of r	nor	nth is s	elec	ted	l for	Ca	otur	e/Comp	are.				
	1	WEE	<			D	ay of v	vee	k is se	elect	ed [·]	for (Сар	ture	/Compa	are.				
16:12	COMPMASK	0x00		R\	W	С	apture	e C	ompa	re C	har	nnel	Co	mp	arison	Mask				
	The COMPMAS	SK most signif	icant b	oits of	the c	compa	are val	ue	will no	t be	sul	bjec	t to	con	nparisor	า.				
11	COMPBASE	0		R\	W	С	apture	e C	ompa	re C	har	nnel	Co	mp	arison	Base				
	Configure comp	arison base f	or com	npare	chan	inel														
	Value	Mode				D	escrip	tion	1											
	0	CNT				R	TCC_0 TCC_0 node.				is ATE			areo	d witl with RT		CC_C /IE/DA			
	1	PREC	CNT			L	east si	gnit	ficant	oits	of F	RTC	C_(CCx	_CCV a	are com	pared	wit	h PREC	CNT.
10	Reserved	To en tions	sure c	ompa	tibilit	y with	future	de	vices,	alw	ays	writ	te b	its t	o 0. Mo	re infor	mation	in	1.2 Co	nven-
9:6	PRSSEL	0x0		R\	W	С	ompa	re/C	Captu	re C	har	nnel	PR	S Ir	nput Cl	nannel	Select	tior	1	
			_																	

Select PRS in	put channel for Con	nnare/Canture	channel
OCICCI I I O II	ipat charmer for con	ipai ci Captai c	onanici.

Value	Mode	Description	
0	PRSCH0	PRS Channel 0 selected as input	
1	PRSCH1	PRS Channel 1 selected as input	
2	PRSCH2	PRS Channel 2 selected as input	
3	PRSCH3	PRS Channel 3 selected as input	
4	PRSCH4	PRS Channel 4 selected as input	
5	PRSCH5	PRS Channel 5 selected as input	

			TOO - Iteal fillie doditier and datenda
Bit	Name	Reset Acces	ss Description
	6	PRSCH6	PRS Channel 6 selected as input
	7	PRSCH7	PRS Channel 7 selected as input
	8	PRSCH8	PRS Channel 8 selected as input
	9	PRSCH9	PRS Channel 9 selected as input
	10	PRSCH10	PRS Channel 10 selected as input
	11	PRSCH11	PRS Channel 11 selected as input
5:4	ICEDGE	0x0 RW	Input Capture Edge Select
	These bits contr	rol which edges the PRS edge	e detector triggers on.
	Value	Mode	Description
	0	RISING	Rising edges detected
	1	FALLING	Falling edges detected
	2	вотн	Both edges detected
	3	NONE	No edge detection, signal is left as it is
3:2	CMOA	0x0 RW	Compare Match Output Action
	Select output ac	ction on compare match.	
	Value	Mode	Description
	0	PULSE	A single clock cycle pulse is generated on output
	1	TOGGLE	Toggle output on compare match
	2	CLEAR	Clear output on compare match
	3	SET	Set output on compare match
1:0	MODE	0x0 RW	CC Channel Mode
	These bits selec	ct the mode for Compare/Cap	ture channel.
	Value	Mode	Description
	0	OFF	Compare/Capture channel turned off
	1	INPUTCAPTURE	Input capture

13.5.18 RTCC_CCx_CCV - Capture/Compare Value Register (Async Reg)

Offset															Bi	t Po	siti	on														
0x044	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	5	4	က	2	_	0
Reset																	0000000000															
Access																																
Name																2	Š															

Bit	Name	Reset	Access	Description
31:0	CCV	0x00000000	RWH	Capture/Compare Value
	Shows the Capture/C	•		nel. Register can not be written and will be read as zero when

13.5.19 RTCC_CCx_TIME - Capture/Compare Time Register (Async Reg)

Offset															Bi	t Po	siti	on														
0x048	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	11	10	6	∞	7	9	2	4	က	2	_	0
Reset		•			'	'		1			2	2		Š	OXO				0x0			OXO	2	•			000	•		0×0	!	
Access											ם, אלם	2			[} Y				RWH			ZW H	-				RWH			RWH		
Name											F	3		3	0 2 2 2 3				MIN)				SECT			SECU)) 	

									0,	0)
Bit	Name	Reset	Access	s Descriptior						
31:22	Reserved	To ensure contions	mpatibility	with future dev	vices	, always wr	ite bits to 0. Mo	re in	formation in	1.2 Conven-
21:20	HOURT	0x0	RWH	Hours, Ten	S					
	Shows the tens part RTCC_CTRL_CNTM			alue for hours.	Reg	ister can no	ot be written and	lliw b	be read as	zero when
19:16	HOURU	0x0	RWH	Hours, Unit	s					
	Shows the unit part of RTCC_CTRL_CNTM			alue for hours.	Regi	ster can no	t be written and	will	be read as	zero when
15	Reserved	To ensure contions	npatibility	with future dev	vices	, always wr	ite bits to 0. Mo	re in	formation ir	1.2 Conven-
14:12	MINT	0x0	RWH	Minutes, Te	ns					
	Shows the tens part RTCC_CTRL_CNTM			alue for minute	s. R	egister can	not be written a	and v	vill be read	as zero when
11:8	MINU	0x0	RWH	Minutes, U	nits					
	Shows the unit part of RTCC_CTRL_CNTM			alue for minutes	s. Re	egister can	not be written a	nd w	rill be read a	as zero when
7	Reserved	To ensure contions	npatibility	with future dev	vices	, always wr	ite bits to 0. Mo	re in	formation in	1.2 Conven-
6:4	SECT	0x0	RWH	Seconds, T	ens					
	Shows the tens part RTCC_CTRL_CNTM			alue for second	ds. F	tegister can	not be written	and v	will be read	as zero when
3:0	SECU	0x0	RWH	Seconds, U	nits					
	Shows the unit part of RTCC_CTRL_CNTM			alue for second	s. R	egister can	not be written a	and w	vill be read	as zero when

13.5.20 RTCC_CCx_DATE - Capture/Compare Date Register (Async Reg)

For more information about asynchronous registers see 4.3 Access to Low Energy Peripherals (Asynchronous Registers).

Offset	Bit Position			
0x04C	33 34 35 36 37 38 38 40 40 41 42 43 44 45 46 47 48 49 40 <th>1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1</th> <th>~ 9 4 4</th> <th>0 1 2 3</th>	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	~ 9 4 4	0 1 2 3
Reset		0×0	0x0	0×0
Access		RWH RWH	RWH	RWH
Name		MONTHU	DAYT	DAYU

Bit	Name	Reset	Access	Description									
31:13	Reserved	To ensure contions	mpatibility v	ith future devices, always write bits to 0. N	ore inform	mation in	1.2 Conven-						
12	MONTHT	0	RWH	Month, Tens									
	Shows the tens part of RTCC_CTRL_CNTM	•	-	ue for months. Register can not be written	and will b	e read a	s zero when						
11:8	MONTHU	0x0	RWH	Month, Units									
	Shows the unit part of RTCC_CTRL_CNTM			e for months. Register can not be written	and will be	e read a	s zero when						
7:6	Reserved	To ensure contions	To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conven-										
5:4	DAYT	0x0	RWH	Day of Month/week, Tens									
		Shows the tens part of the Capture/Compare value for days. Register can not be written and will be read as zero when RTCC_CTRL_CNTMODE = NORMAL.											
3:0	DAYU	0x0	RWH	Day of Month/week, Units									
	Shows the unit part of RTCC_CTRL_CNTM		e for days. Register can not be written and	l will be re	ead as z	ero when							


13.5.21 RTCC_RETx_REG - Retention Register

Offset															Bi	t Pc	siti	on							
0x104	31	× × × × × × × × × × × × × × × × × × ×																							
Reset		XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX																							
Access																2	2								
Name																	ם ע								

Bit	Name	Reset	Access	Description
31:0	REG	0xXXXXXXX X	RW	General Purpose Retention Register

14. WDOG - Watchdog Timer





Quick Facts

What?

The WDOG (Watchdog Timer) resets the system in case of a fault condition, and can be enabled in all energy modes as long as the low frequency clock source is available.

Why?

If a software failure or external event renders the MCU unresponsive, a Watchdog timeout will reset the system to a known, safe state.

How?

An enabled Watchdog Timer implements a configurable timeout period. If the CPU fails to re-start the Watchdog Timer before it times out, a full system reset will be triggered. The Watchdog consumes insignificant power, and allows the device to remain safely in low energy modes for up to 256 seconds at a time.

14.1 Introduction

The purpose of the watchdog timer is to generate a reset in case of a system failure to increase application reliability. The failure can be caused by a variety of events, such as an ESD pulse or a software failure.

14.2 Features

- · Clock input from selectable oscillators
 - Internal 32 kHz LFRCO oscillator
 - Internal 1 kHz ULFRCO oscillator
 - External 32.768 kHz LFXO XTAL oscillator
 - HFCORECLK
- Configurable timeout period from 9 to 256k watchdog clock cycles
- Individual selection to keep running or freeze when entering EM2 Deep Sleep or EM3 Stop
- Selection to keep running or freeze when entering debug mode
- Selection to block the CPU from entering Energy Mode 4
- Selection to block the CMU from disabling the selected watchdog clock
- Configurable warning interrupt at 25%,50%, or 75% of the timeout period
- Configurable window interrupt at 12.5%,25%,37.5%,50%,62.5%,75%,87.5% of the timeout period
- · Timeout interrupt
- · PRS as a watchdog clear
- Interrupt for the event where a PRS rising edge is absent before a software reset

14.3 Functional Description

The watchdog is enabled by setting the EN bit in WDOGn_CTRL. When enabled, the watchdog counts up to the period value configured through the PERSEL field in WDOGn_CTRL. If the watchdog timer is not cleared to 0 (by writing a 1 to the CLEAR bit in WDOGn_CMD) before the period is reached, the chip is reset. If a timely clear command is issued, the timer starts counting up from 0 again. The watchdog can optionally be locked by writing the LOCK bit in WDOGn_CTRL. Once locked, it cannot be disabled or reconfigured by software.

When the EN bit in WDOGn_CTRL is cleared to 0, the watchdog counter is reset.

14.3.1 Clock Source

Three clock sources are available for use with the watchdog, through the CLKSEL field in WDOGn_CTRL. The corresponding clocks must be enabled in the CMU. The SWOSCBLOCK bit in WDOGn_CTRL can be written to prevent accidental disabling of the selected clocks. Also, setting this bit will automatically start the selected oscillator source when the watchdog is enabled. The PERSEL field in WDOGn_CTRL is used to divide the selected watchdog clock, and the timeout for the watchdog timer can be calculated with the formula:

$$T_{TIMEOUT} = (2^{3+PERSEL} + 1) / f$$

where f is the frequency of the selected clock.

When the watchdog is enabled, it is recommended to clear the watchdog before changing PERSEL.

To use this module, the LE interface clock must be enabled in CMU HFBUSCLKENO.

14.3.2 Debug Functionality

The watchdog timer can either keep running or be frozen when the device is halted by a debugger. This configuration is done through the DEBUGRUN bit in WDOGn CTRL. When code execution is resumed, the watchdog will continue counting where it left off.

14.3.3 Energy Mode Handling

The watchdog timer can be configured to either keep on running or freeze when entering EM2 Deep Sleep or EM3 Stop. The configuration is done individually for each energy mode in the EM2RUN and EM3RUN bits in WDOGn_CTRL. When the watchdog has been frozen and is re-entering an energy mode where it is running, the watchdog timer will continue counting where it left off. For the watchdog there is no difference between EM0 Active and EM1 Sleep. The watchdog does not run in EM4 Hibernate/Shutoff. If EM4BLOCK in WDOGn_CTRL is set, the CPU will be prevented from entering EM4 Hibernate/Shutoff by software request.

Note:

If the WDOG is clocked by the LFXO or LFRCO, writing the SWOSCBLOCK bit will prevent the CPU from entering EM3 Stop. When running from the ULFRCO, writing the SWOSCBLOCK bit will prevent the CPU from entering EM4 Hibernate/Shutoff.

14.3.4 Register Access

Since this module is a Low Energy Peripheral, and runs off a clock which is asynchronous to the HFCORECLK, special considerations must be taken when accessing registers. Refer to 4.3 Access to Low Energy Peripherals (Asynchronous Registers) for a description on how to perform register accesses to Low Energy Peripherals. Note that clearing the EN bit in WDOGn_CTRL will reset the WDOG module, which will halt any ongoing register synchronization.

Note:

Never write to the WDOG registers when it is disabled, except to enable the watchdog by setting the EN bitfield in WDOGn_CTRL.

14.3.5 Warning Interrupt

The watchdog implements a warning interrupt which can be configured to occur at approximately 25%, 50%, or 75% of the timeout period through the WARNSEL field of the WDOGn_CTRL register. This interrupt can be used to wake up the cpu for clearing the watchdog. The warning point for the watchdog timer can be calculated with the formula:

$$T_{WARNING} = (2^{3+PERSEL}) * (WARNSEL / 4) + 1) / f$$

where f is the frequency of the selected clock.

When the watchdog is enabled, it is recommended to clear the watchdog before changing WARNSEL.

14.3.6 Window Interrupt

This interrupt occurs when the watchdog is cleared below a certain threshold. This threshold is given by the formula:

$$T_{\text{WARNING}} = (2^{3+\text{PERSEL}}) * (\text{WINSEL/8}) + 1)/f,$$

where f is the frequency of the selected clock.

This value will be approximately 12.5%, 25%, 37.5%, 50%, 62.5%, 75%, or 87.5% of the timeout value based on the WINSEL field of the WDOGn_CTRL. Figure 14.2 WDOG Warning, Window, and Timeout on page 408 illustrates the warning, the window, and the timeout interrupts. Also, it shows where the prs rising edge needs to happen. The prs edge detection feature is discussed later.




Figure 14.2. WDOG Warning, Window, and Timeout

When the watchdog is enabled, it is recommended to clear the watchdog before changing WINSEL.

14.3.7 PRS as Watchdog Clear

The first PRS channel (selected by register WDOGn_PCH0_PRSCTRL) can be used to clear the watchdog counter. To enable this feature, CLRSRC must be set to 1. Figure 14.2 PRS Clearing WDOG on page 409 shows how the PRS channel takes over the WDOG clear function. Clearing the WDOG with the PRS is mutually exclusive of clearing the WDT by software.




Figure 14.2. PRS Clearing WDOG

14.3.8 PRS Rising Edge Monitoring

PRS channels can be used to monitor multiple processes. If enabled, every time the watch dog timer is cleared the PRS channels are checked and any channel which has not seen an event can trigger an interrupt.




Figure 14.3. PRS Edge Monitoring in WDOG

14.4 Register Map

The offset register address is relative to the registers base address.

Offset	Name	Туре	Description
0x000	WDOG_CTRL	RW	Control Register
0x004	WDOG_CMD	W1	Command Register
0x008	WDOG_SYNCBUSY	R	Synchronization Busy Register
0x00C	WDOGn_PCH0_PRSCTRL	RW	PRS Control Register
0x010	WDOGn_PCH1_PRSCTRL	RW	PRS Control Register
0x01C	WDOG_IF	R	Watchdog Interrupt Flags
0x020	WDOG_IFS	W1	Interrupt Flag Set Register
0x024	WDOG_IFC	(R)W1	Interrupt Flag Clear Register
0x028	WDOG_IEN	RW	Interrupt Enable Register

14.5 Register Description

14.5.1 WDOG_CTRL - Control Register (Async Reg)

Offset															Ві	it Po	siti	on														
0x000	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	5	4	က	7	_	0
Reset	0	0		'	•		0×0				'		•		2	S S		•	Š	OX OX		L	Š	•		0	0	0	0	0	0	0
Access	R W	₩ M					X M								2	≩ Y			2	≩		i	≩ Y			₩ M	S N	RW W	₩ M	₩ M	₹	RW
Name	WDOGRSTDIS	CLRSRC					WINSEL								1000	WAKINSEL			Ī.	CLKSEL		I C C L	PEKSEL			SWOSCBLOCK	EM4BLOCK	LOCK	EM3RUN	EM2RUN	DEBUGRUN	EN

Bit	Name	Reset A	Access	Description
31	WDOGRSTDIS	0 F	RW.	Watchdog Reset Disable
	Disable watchdog r	eset output.		
	Value	Mode		Description
	0	EN		A timeout will cause a watchdog reset
	1	DIS		A timeout will not cause a watchdog reset
30	CLRSRC	0 F	RW	Watchdog Clear Source
	Select watchdog cle	ear source.		
	Value	Mode		Description
	0	SW		A write to the clear bit will clear the watchdog counter
	1	PCH0		A rising edge on the PRS Channel0 will clear the watchdog counter
29:27	Reserved	To ensure compa	atibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
26:24	WINSEL	0x0 F	RW.	Watchdog Illegal Window Select
	Select watchdog ille	egal limit.		
	Value			Description
	0			Disabled.
	1			Window limit is 12.5% of the Timeout.
	2			Window limit is 25.0% of the Timeout.
	3			Window limit is 37.5% of the Timeout.
	4			Window limit is 50.0% of the Timeout.
	5			Window limit is 62.5% of the Timeout.
	6			Window limit is 75.0% of the Timeout.
	7			Window limit is 87.5% of the Timeout.

Bit	Name	Reset	Access	Description
23:18	Reserved	To ensure o	compatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
17:16	WARNSEL	0x0	RW	Watchdog Timeout Period Select
	Select watchdog v	warning timeout p	eriod.	
	Value			Description
	0			Disabled.
	1			Warning timeout is 25% of the Timeout.
	2			Warning timeout is 50% of the Timeout.
	3			Warning timeout is 75% of the Timeout.
15:14	Reserved	To ensure o	compatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
13:12	CLKSEL	0x0	RW	Watchdog Clock Select
	Selects the WDO	G oscillator, i.e. th	ne clock on w	hich the watchdog will run.
	Value	Mode		Description
	0	ULFRCO		ULFRCO
	1	LFRCO		LFRCO
	2	LFXO		LFXO
	3	HFCOREC	LK	HFCORECLK
11:8	PERSEL	0xF	RW	Watchdog Timeout Period Select
	Select watchdog t	imeout period.		
	Value			Description
	0			Timeout period of 9 watchdog clock cycles.
	1			Timeout period of 17 watchdog clock cycles.
	2			Timeout period of 33 watchdog clock cycles.
	3			Timeout period of 65 watchdog clock cycles.
	4			Timeout period of 129 watchdog clock cycles.
	5			Timeout period of 257 watchdog clock cycles.
	6			Timeout period of 513 watchdog clock cycles.
	7			Timeout period of 1k watchdog clock cycles.
	8			Timeout period of 2k watchdog clock cycles.
	9			Timeout period of 4k watchdog clock cycles.
	10			Timeout period of 8k watchdog clock cycles.
	11			Timeout period of 16k watchdog clock cycles.
	12			Timeout period of 32k watchdog clock cycles.
	13			Timeout period of 64k watchdog clock cycles.
	14			Timeout period of 128k watchdog clock cycles.

Bit	Name	Reset	Access	Description
	15			Timeout period of 256k watchdog clock cycles.
7	Reserved	To ensure o	compatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
6	SWOSCBLOCK	0	RW	Software Oscillator Disable Block
	Set to disallow disa is not already runn		ected WDOG	oscillator. Writing this bit to 1 will turn on the selected WDOG oscillator if it
	Value			Description
	0			Software is allowed to disable the selected WDOG oscillator. See CMU for detailed description. Note that also CMU registers are lockable.
	1			Software is not allowed to disable the selected WDOG oscillator.
5	EM4BLOCK	0	RW	Energy Mode 4 Block
	Set to disallow EM	4 entry by softw	are.	
				Description
	0			EM4 can be entered by software. See EMU for detailed description.
	1			EM4 cannot be entered by software.
4	LOCK	0	RW	Configuration Lock
	Set to lock the water	chdog configura	ition. This bit	can only be cleared by reset.
	 Value			Description
	0			Watchdog configuration can be changed.
	1			Watchdog configuration cannot be changed.
3	EM3RUN	0	RW	Energy Mode 3 Run Enable
	Set to keep watcho	log running in E	M3.	3,
	 Value			Description
	0			Watchdog timer is frozen in EM3.
	1			Watchdog timer is running in EM3.
2	EM2RUN	0	RW	Energy Mode 2 Run Enable
_	Set to keep watcho			Energy mode 2 Itali Enable
	Value			Description
	0			Watchdog timer is frozen in EM2.
	1			Watchdog timer is running in EM2.
1	DEBUGRUN	0	RW	Debug Mode Run Enable
•	Set to keep watcho			g
	Value			Description
	0			Watchdog timer is frozen in debug mode.
	1			Watchdog timer is running in debug mode.
	-			Traterious union is running in debug fliede.

Bit	Name	Reset	Access	Description
0	EN	0	RW	Watchdog Timer Enable
	Set to enabled watch	dog timer.		

14.5.2 WDOG_CMD - Command Register (Async Reg)

Reset C	Offset		Bit Position																														
Access	0x004	31	30	29	28	27	26	25	24	23	22	21	20	19	8	17	16	15	4	13	12	7	10	6	8	7	9	5	4	3	2	_	0
Access	Reset					•			•			•					•		•		•							•	•				0
	Access																																W1
Name L	Name																																CLEAR

Bit	Name	Reset	Access	Description
31:1	Reserved	To ensure contions	npatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
0	CLEAR	0	W1	Watchdog Timer Clear
	Clear watchdog timer	. The bit must be	e written 4	watchdog cycles before the timeout.
	Value	Mode		Description
	0	UNCHANGED)	Watchdog timer is unchanged.
	1	CLEARED		Watchdog timer is cleared to 0.

14.5.3 WDOG_SYNCBUSY - Synchronization Busy Register

Offset															Ві	t Po	siti	on														
0x008	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	5	4	က	2	_	0
Reset					'							•		•	'	'					<u>'</u>						•		0	0	0	0
Access																													2	22	~	<u>~</u>
Name																													- PRSCTRL	PRSCTRL		
																													PCH1	РСНО	CMD	CTRL

Bit	Name	Reset	Access	Description
31:4	Reserved	To ensure co	ompatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
3	PCH1_PRSCTRL	0	R	PCH1_PRSCTRL Register Busy
	Set when the value v	written to PCH1	_PRSCTRL	is being synchronized.
2	PCH0_PRSCTRL	0	R	PCH0_PRSCTRL Register Busy
	Set when the value v	written to PCH0	_PRSCTRL	is being synchronized.
1	CMD	0	R	CMD Register Busy
	Set when the value v	written to CMD i	is being syn	chronized.
0	CTRL	0	R	CTRL Register Busy
	Set when the value v	written to CTRL	is being syr	nchronized.

14.5.4 WDOGn_PCHx_PRSCTRL - PRS Control Register (Async Reg)

Offset														Ві	t P	ositi	on														
0x00C	30	29	28	27	26	52	24	23	22	21	20	19	18	17	16	15	4	13	12	7	9	6	∞	_	9	2	4	က	7	-	0
Reset																							0						(000	
Access																							\ N						:	 ≩	
Name																							PRSMISSRSTEN						i C C	PRSSEL	
Bit	Name					Res	et			Ac	ces	s	Des	crip	tio	n															
31:9	Resen	ved				To e		ıre (com	oatii	bility	/ W	ith fu	ıture	de	vice	s, al	way	s W	rite k	oits t	o 0.	Мо	re in	forr	natio	on in	1.2	? Co	nvei	n-
8	PRSM	ISSF	RSTI	ΕN		0				RW	/		PRS	S Mi	ssi	ng E	ven	t W	ill T	rigg	er a	Wa	tch	dog	Res	set					
	When	set,	a PF	RS n	niss	ing e	ven	ıt wi	II triç	gger	av	vate	chdo	g re	set																
7:4	Resen	ved				To e		ıre (com	oatii	bility	/ W	ith fu	ıture	de	vice	s, al	way	s W	ite k	oits t	o 0.	Мо	re in	forr	natio	on in	1.2	? Co	nvei	n-
3:0	PRSSI	EL				0x0				RW	/		PRS	S Ch	an	nel F	PRS	Sel	ect												
	These	bits	sele	ct th	ne P	PRS i	npu	t for	the	PR	S cl	har	nel.																		
	Value					Mod	de						Des	cript	ion	1															_
	0					PRS	SCH	Ю					PRS	S Ch	anr	nel 0	sele	ecte	d as	inp	ut										
	1					PRS	SCH	11					PRS	S Ch	anr	nel 1	sele	ecte	d as	inp	ut										
	2					PRS	SCH	12					PRS	S Ch	anr	nel 2	sele	ecte	d as	inp	ut										
	3					PRS	SCH	13					PRS	S Ch	anr	nel 3	sele	ecte	d as	inp	ut										
	4					PRS	SCF	14					PRS	S Ch	anr	nel 4	sele	ecte	d as	inp	ut										
	5					PRS	SCH	15					PRS	S Ch	anr	nel 5	sele	ecte	d as	inp	ut										
	6					PRS	SCH	16					PRS	S Ch	anr	nel 6	sele	ecte	d as	inp	ut										
	7					PRS	SCF	17					PRS	S Ch	anr	nel 7	sele	ecte	d as	inp	ut										
	8					PRS	SCH	18					PRS	S Ch	anr	nel 8	sele	ecte	d as	inp	ut										
	9					PRS	SCF	19					PRS	S Ch	anr	nel 9	sele	ecte	d as	inp	ut										
	10					PRS	SCH	110					PRS	S Ch	anr	nel 1	0 se	lect	ed a	s in	put										
	11					PRS	SCH	111					PRS	S Ch	anr	nel 1	1 se	lect	ed a	s in	put										

14.5.5 WDOG_IF - Watchdog Interrupt Flags

Offset	Bit Position				
0x01C	3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3	4 (ი ი	7 -	0
Reset		0 (0	0	0
Access		מבן	۵ ر	צ ב	2
Name		∑ :		WARN	TOUT

Bit	Name	Reset	Access	Description
31:5	Reserved	To ensure o	ompatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
4	PEM1	0	R	PRS Channel One Event Missing Interrupt Flag
	Set when a WDO	G clear happens	before a prs	event has been detected on PRS channel one.
3	PEM0	0	R	PRS Channel Zero Event Missing Interrupt Flag
	Set when a WDO	G clear happens	before a prs	event has been detected on PRS channel zero.
2	WIN	0	R	WDOG Window Interrupt Flag
	Set when a WDO	G clear happens	below the wir	ndow limit value.
1	WARN	0	R	WDOG Warning Timeout Interrupt Flag
	Set when a WDO	G warning timeou	t has occurre	ed.
0	TOUT	0	R	WDOG Timeout Interrupt Flag
	Set when a WDO	G timeout has oc	curred.	

14.5.6 WDOG_IFS - Interrupt Flag Set Register

Offset															Bi	t Po	siti	on														
0x020	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	7	10	6	∞	7	9	5	4	က	2	_	0
Reset		'	'								'					'										•	'	0	0	0	0	0
Access																												W1	W1	W1	W1	W1
Name																												PEM1	PEM0	Z ×	WARN	TOOT

Bit	Name	Reset	Access	Description
31:5	Reserved	To ensure cor tions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
4	PEM1	0	W1	Set PEM1 Interrupt Flag
	Write 1 to set the PEI	M1 interrupt flag		
3	PEM0	0	W1	Set PEM0 Interrupt Flag
	Write 1 to set the PEI	M0 interrupt flag		
2	WIN	0	W1	Set WIN Interrupt Flag
	Write 1 to set the WIN	N interrupt flag		
1	WARN	0	W1	Set WARN Interrupt Flag
	Write 1 to set the WA	RN interrupt flag	1	
0	TOUT	0	W1	Set TOUT Interrupt Flag
	Write 1 to set the TO	UT interrupt flag		

14.5.7 WDOG_IFC - Interrupt Flag Clear Register

14.5.7 W	/DOG_IFC - Interru	pt Flag Clear Reg	jister							
Offset				Bit Position	on					
0x024	30 29 28 27	26 25 24 23	20 20	15 16	4 6 2 1	9 8	6 5	4 K	2	1 0
Reset								0 0	0	0 0
Access								(R)W1	(R)W1	(R)W1
Name								PEM1	NIN .	WARN
Bit	Name	Reset	Access	Description						
31:5	Reserved	To ensure co	mpatibility v	vith future devices	s, always write k	bits to 0. Mo	re informatio	on in 1.	2 Co	nven-
4	PEM1	0	(R)W1	Clear PEM1 Into	errupt Flag					
	Write 1 to clear the (This feature must				e of the IF and o	clears the co	orresponding	ginterr	upt fla	ags
3	PEM0	0	(R)W1	Clear PEM0 Into	errupt Flag					
	Write 1 to clear the (This feature must	•	•	•	e of the IF and o	clears the co	orresponding	ginterr	upt fla	ags
2	WIN	0	(R)W1	Clear WIN Inter	rupt Flag					
	Write 1 to clear the feature must be er	•		returns the value o	of the IF and cle	ears the corr	responding i	nterrup	ot flag	s (This

Write 1 to clear the WARN interrupt flag. Reading returns the value of the IF and clears the corresponding interrupt flags

Clear WARN Interrupt Flag

WARN

1

0

0

(This feature must be enabled globally in MSC.).

(R)W1


14.5.8 WDOG_IEN - Interrupt Enable Register

Offset															Bi	t Pc	siti	on														
0x028	31	30	29	28	27	26	25	24	23	22	21	20	19	9	17	16	15	4	13	12	1	10	ဝ	8	7	9	5	4	က	2	_	0
Reset		•									•			•						•					•			0	0	0	0	0
Access																												RW	R	RW	Z.	RW
Name																												PEM1	PEM0	MIN	WARN	TOUT

Bit	Name	Reset	Access	Description
31:5	Reserved	To ensure contions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
4	PEM1	0	RW	PEM1 Interrupt Enable
	Enable/disable the Pl	EM1 interrupt		
3	PEM0	0	RW	PEM0 Interrupt Enable
	Enable/disable the Pl	EM0 interrupt		
2	WIN	0	RW	WIN Interrupt Enable
	Enable/disable the W	/IN interrupt		
1	WARN	0	RW	WARN Interrupt Enable
	Enable/disable the W	ARN interrupt		
0	TOUT	0	RW	TOUT Interrupt Enable
	Enable/disable the To	OUT interrupt		

15. PRS - Peripheral Reflex System





Quick Facts

What?

The PRS (Peripheral Reflex System) allows configurable, fast, and autonomous communication between peripherals.

Why?

Events and signals from one peripheral can be used as input signals or triggered by other peripherals. Besides, PRS reduces latency and ensures predictable timing by reducing software overhead and thus current consumption.

How?

Without CPU intervention the peripherals can send Reflex signals (both pulses and level) to each other in single- or chained steps. The peripherals can be set up to perform actions based on the incoming Reflex signals. This results in improved system performance and reduced energy consumption.

15.1 Introduction

The Peripheral Reflex System (PRS) is a network allowing direct communication between different peripheral modules without involving the CPU. Peripheral modules which send out Reflex signals are called producers. The PRS routes these Reflex signals through Reflex channels to consumer peripherals which perform actions depending on the Reflex signals received. The format for the Reflex signals is not given, but edge triggers and other functionality can be applied by the PRS.

15.2 Features

- · 12 Configurable Reflex Channels
 - · Each channel can be connected to any producing peripheral, including the PRS channels
 - · Consumers can choose which channel to listen to
 - Selectable edge detector (Rising, falling and both edges)
 - · Configurable AND and OR between channels
 - · Optional channel invert
 - · PRS can generate event to CPU
 - · Two independent DMA requests based on PRS channels
- · Software controlled channel output
 - · Configurable level
 - · Triggered pulses

15.3 Functional Description

An overview of the PRS module is shown in Figure 15.1 PRS Overview on page 422. The PRS contains 12 Reflex channels. All channels can select any Reflex signal offered by the producers. The consumers can choose which PRS channel to listen to and perform actions based on the Reflex signals routed through that channel. The Reflex signals can be both edge signals and level signals.




Figure 15.1. PRS Overview

15.3.1 Channel Functions

Different functions can be applied to a Reflex signal within the PRS. Each channel includes an edge detector to enable generation of pulse signals from level signals. The PRS channels can also be manually triggered by writing to PRS_SWPULSE or PRS_SWLEVEL. SWLEVEL[n] is a programmable level for each channel and holds the value it is programmed to. Setting SWPULSE[n] will cause the PRS channel to output a high pulse that is one HFCLK cycle wide. The SWLEVEL[n] and SWPULSE[n] signals are then XOR'ed with the selected input from the producers to form the output signal sent to the consumers listening to the channel. For example, when SWLEVEL[n] is set, if a producer produces a signal of 1, this will cause a channel output of 0.

15.3.1.1 Operational Mode

Reflex channels can operate in two modes, synchronous or asynchronous. In synchronous mode Reflex signals are clocked on the HFCLK, and can be used by any Reflex consumer. However, this will not work in EM2/EM3, since the HFCLK will be turned off.

Asynchronous Reflex channels are not clocked on HFCLK, and can be used even in EM2/EM3. However, the asynchronous mode can only be used by a subset of the Reflex consumers.

The asynchronous Reflex signals generated by the producers are indicated in the SIGSEL field of PRS_CHx_CTRL register. The consumers capable of utilizing asynchronous Reflex signals include the LEUART and the PCNT. The USART can also utilize some particular asynchronous signals. Refer to the respective modules for details on how to configure them to use the PRS.

Note: If a Reflex channel with ASYNC field of PRS_CHx_CTRL register set to '1' is used in a consumer not supporting asynchronous reflexes, the behaviour is undefined

15.3.1.2 Edge Detection and Clock Domains

Using EDSEL in PRS_CHx_CTRL, edge detection can be applied to a PRS signal. When edge detection is enabled, changes in the PRS input will result in a pulse on the PRS channel. This requires that the ASYNC bit in PRS_CHx_CTRL is cleared. Signals on the PRS input must be at least one HFCLK period wide in order to be detected properly. This applies to all cases when ASYNC is not used in the PRS.

For communication between peripherals on different prescaled clocks (e.g. between peripherals on HFCLK and HFPERCLK), there are two options. One option is to use level signals. No additional action is needed for level signals, but software must make sure that the level signals are held long enough for the destination domain to detect them. The other option is to use pulse signals. For pulse signals, edge detection should be enabled (by configuring EDSEL in PRS_CHx_CTRL to positive edge, negative edge, or both) and STRETCH in PRS_CHx_CTRL should be set. When edge detection and stretch are enabled on a PRS source, the output on the PRS channel is held long enough for the destination domain to detect the pulse. This also works if there are multiple destination domains running at different frequencies.

15.3.1.3 Configurable PRS Logic

Each PRS channel has three logic functions that can be used by themselves or in combination. The selected PRS source can be AND'ed with the next PRS channel output, OR'ed with the previous PRS channel output and inverted. This is shown in Figure 15.1 PRS Overview on page 422. The order of the functions is important. If OR and AND are enabled at the same time, AND is applied first, and then OR. Note that the previous and next channel options wrap around. Using the ORPREV option on the first PRS channel OR's with the output of the last PRS channel. Likewise, using the ANDNEXT option on the last PRS channel AND's with the output of the first PRS channel.




Figure 15.2. Configurable PRS Logic

In addition to the logic functions that can combine a PRS channel with one of its neighbors, a PRS channel can also select any other PRS channel as input. This can allow relatively complex logic functions to be created.

15.3.2 Producers

Through SOURCESEL in PRS_CHx_CTRL, each PRS channel selects signal producers. Each producer outputs one or more signals which can be selected by setting the SIGSEL field in PRS_CHx_CTRL. Setting the SOURCESEL bits to 0 (Off) leads to a constant 0 output from the input mux. An overview of the available producers can be found in the SOURCESEL and SIGSEL fields in PRS_CHx_CTRL. Note that GPIO producers are selected in the GPIO module using the edge interrupt configuration settings described in 31.3.5.1 Edge Interrupt Generation. GPIOPIN0 uses the selection for the EXTI0 interrupt, GPIOPIN1 uses the selection for the EXTI1 interrupt, and so on.

15.3.3 Consumers

Consumer peripherals (Listed in Table 15.1 Reflex Consumers on page 424) can be set to listen to a PRS channel and perform an action based on the signal received on that channel. While most consumers can handle either only pulse input or only level input, some can handle both pulse and level inputs.

Table 15.1. Reflex Consumers

Module	Reflex Input	Input Format
TIMER	Compare/Capture Channel	Pulse / Level
	Alternate Input for DTI (Available only in specific TIMERs See data sheet for details)	Level
	Alternate Input for DTI Fault 0 (Available only in specific TIMERs See data sheet for details)	Level
	Alternate Input for DTI Fault 1 (Available only in specific TIMERs See data sheet for details)	Level
WTIMER	Compare/Capture Channel	Pulse / Level
	Alternate Input for DTI (Available only in specific WTIMERs See data sheet for details)	Level
	Alternate Input for DTI Fault 0 (Available only in specific WTIMERs See data sheet for details)	Level
	Alternate Input for DTI Fault 1 (Available only in specific WTIMERs See data sheet for details)	Level
USART	RX/TX Trigger	Pulse
	Alternate Input for IrDA	Level
	Alternate Input for RX	Level
	Alternate Input for CLK	Level
VDAC	Channel 0 Trigger	Pulse
	Channel 1 Trigger	Pulse
ADC	Single Sample Trigger	Pulse
	Scan Sequence Trigger	Pulse
IDAC	Alternate Input for OUTMODE	Level
СМИ	Alternate Input for Calibration Up-Counter	Level
	Alternate Input for Calibration Down-Counter	Level
LEUART	Alternate Input for RX	Level
PCNT	Compare/Clear Trigger	Pulse/Level
	Alternate Input for S0IN	Level
	Alternate Input for S1IN	Level

Module	Reflex Input	Input Format
LESENSE	Scan Start	Pulse
	LESENSE Decoder Bit 0	Level
	LESENSE Decoder Bit 1	Level
	LESENSE Decoder Bit 2	Level
	LESENSE Decoder Bit 3	Level
WDOG	Peripheral Watchdog	Pulse
LETIMER	Start LETIMER	Pulse
	Stop LETIMER	Pulse
	Clear LETIMER	Pulse
RTCC	Compare/Capture Channel	Pulse/Level
PRS	Set Event	Pulse
	DMA Request 0	Pulse
	DMA Request 1	Pulse

15.3.4 Event on PRS

The PRS can be used to send events to the MCU. This is very useful in combination with the Wait For Event (WFE) instruction. A single PRS channel can be selected for this using SEVONPRSSEL in PRS_CTRL, and the feature is enabled by setting SEVONPRS in the same register.

Using SEVONPRS, one can e.g. set up a timer to trigger an event to the MCU periodically, every time letting the MCU pass through a WFE instruction in its program. This can help in performance-critical sections where timing is known, and the goal is to wait for an event, then execute some code, then wait for an event, then execute some code and so on.

15.3.5 DMA Request on PRS

Up to two independent DMA requests can be generated by the PRS. The PRS signals triggering the DMA requests are selected using the LDMA_CHx_REQSEL register, by setting SOURCESEL to PRS and SIGSEL to either PRSREQ0 or PRSREQ1. The DMA requests are cleared when the DMA services the requests. The requests are set whenever the selected PRS signals are high.

The selected PRS signals must have ASYNC cleared when they are used as inputs to the DMA. Edge detection in the PRS can be enabled to only trigger transfers on edges.

15.3.6 Example

The example below (illustrated in Figure 15.3 TIMER0 Overflow Starting ADC0 Single Conversions Through PRS Channel 5. on page 426) shows how to set up ADC0 to start single conversions every time TIMER0 overflows (one HFPERCLK cycle high pulse), using PRS channel 5:

- · Set SOURCESEL in PRS CH5 CTRL to TIMER0 as input to PRS channel 5.
- Set SIGSEL in PRS CH5 CTRL to select the overflow signal (TIMER00F from TIMER0).
- · Configure ADC0 with the desired conversion set-up.
- Set SINGLEPRSEN in ADC0_SINGLECTRL to 1 to enable single conversions to be started by a high PRS input signal.
- Set SINGLEPRSSEL in ADC0_SINGLECTRL to 0x5 to select PRS channel 5 as input to start the single conversion.
- Start TIMER0 with the desired TOP value, an overflow PRS signal is output automatically on overflow. Note that the ADC results needs to be fetched either by the CPU or DMA.




Figure 15.3. TIMER0 Overflow Starting ADC0 Single Conversions Through PRS Channel 5.

15.4 Register Map

The offset register address is relative to the registers base address.

Offset	Name	Туре	Description
0x000	PRS_SWPULSE	W1	Software Pulse Register
0x004	PRS_SWLEVEL	RW	Software Level Register
0x008	PRS_ROUTEPEN	RW	I/O Routing Pin Enable Register
0x010	PRS_ROUTELOC0	RW	I/O Routing Location Register
0x014	PRS_ROUTELOC1	RW	I/O Routing Location Register
0x018	PRS_ROUTELOC2	RW	I/O Routing Location Register
0x030	PRS_CTRL	RW	Control Register
0x034	PRS_DMAREQ0	RW	DMA Request 0 Register
0x038	PRS_DMAREQ1	RW	DMA Request 1 Register
0x040	PRS_PEEK	R	PRS Channel Values
0x050	PRS_CH0_CTRL	RW	Channel Control Register
	PRS_CHx_CTRL	RW	Channel Control Register
0x07C	PRS_CH11_CTRL	RW	Channel Control Register

15.5 Register Description

15.5.1 PRS_SWPULSE - Software Pulse Register

Offset															Bi	t Po	siti	on														
0x000	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	တ	ω	7	9	2	4	က	7	_	0
Reset			'		'						•		•	'				'			0	0	0	0	0	0	0	0	0	0	0	0
Access																					W W	N N	W	N N	N N	N N	W	W	W	N N	W	M
Name																					CH11PULSE	CH10PULSE	CH9PULSE	CH8PULSE	CH7PULSE	CH6PULSE	CH5PULSE	CH4PULSE	CH3PULSE	CH2PULSE	CH1PULSE	CH0PULSE

Bit	Name	Reset	Access	Description
31:12	Reserved	To ensure o	compatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
11	CH11PULSE	0	W1	Channel 11 Pulse Generation
	See bit 0.			
10	CH10PULSE	0	W1	Channel 10 Pulse Generation
	See bit 0.			
9	CH9PULSE	0	W1	Channel 9 Pulse Generation
	See bit 0.			
8	CH8PULSE	0	W1	Channel 8 Pulse Generation
	See bit 0.			
7	CH7PULSE	0	W1	Channel 7 Pulse Generation
	See bit 0.			
6	CH6PULSE	0	W1	Channel 6 Pulse Generation
	See bit 0.			
5	CH5PULSE	0	W1	Channel 5 Pulse Generation
	See bit 0.			
4	CH4PULSE	0	W1	Channel 4 Pulse Generation
	See bit 0.			
3	CH3PULSE	0	W1	Channel 3 Pulse Generation
	See bit 0.			
2	CH2PULSE	0	W1	Channel 2 Pulse Generation
	See bit 0.			
1	CH1PULSE	0	W1	Channel 1 Pulse Generation
	See bit 0.			
0	CH0PULSE	0	W1	Channel 0 Pulse Generation
				lse. This pulse is XOR'ed with the corresponding bit in the SWLEVEL regise the channel output.

15.5.2 PRS_SWLEVEL - Software Level Register

Offset															Bi	t Po	siti	on														
0x004	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	ω	7	ဖ	2	4	က	2	_	0
Reset			'	•	'	•					•		•							•	0	0	0	0	0	0	0	0	0	0	0	0
Access																					R M	₽	₽	₽	₽	₽	₽	₽	₽	RW	RW	Z.
Name																					CH11LEVEL	CH10LEVEL	CH9LEVEL	CH8LEVEL	CH7LEVEL	CH6LEVEL	CH5LEVEL	CH4LEVEL	CH3LEVEL	CH2LEVEL	CH1LEVEL	CHOLEVEL

Bit	Name	Reset	Access	Description
31:12	Reserved	To ensure o	compatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
11	CH11LEVEL	0	RW	Channel 11 Software Level
	See bit 0.			
10	CH10LEVEL	0	RW	Channel 10 Software Level
	See bit 0.			
9	CH9LEVEL	0	RW	Channel 9 Software Level
	See bit 0.			
8	CH8LEVEL	0	RW	Channel 8 Software Level
	See bit 0.			
7	CH7LEVEL	0	RW	Channel 7 Software Level
	See bit 0.			
6	CH6LEVEL	0	RW	Channel 6 Software Level
	See bit 0.			
5	CH5LEVEL	0	RW	Channel 5 Software Level
	See bit 0.			
4	CH4LEVEL	0	RW	Channel 4 Software Level
	See bit 0.			
3	CH3LEVEL	0	RW	Channel 3 Software Level
	See bit 0.			
2	CH2LEVEL	0	RW	Channel 2 Software Level
	See bit 0.			
1	CH1LEVEL	0	RW	Channel 1 Software Level
	See bit 0.			
0	CH0LEVEL	0	RW	Channel 0 Software Level
	The value in this r to generate the ch	-	d with the cor	responding bit in the SWPULSE register and the selected PRS input signal

15.5.3 PRS_ROUTEPEN - I/O Routing Pin Enable Register

Offset															Bi	t Po	siti	on														
0x008	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	ω	7	9	5	4	က	2	_	0
Reset					'	•						•		•	'						0	0	0	0	0	0	0	0	0	0	0	0
Access																					Z M	₩ W	RW	₽	₩ M	W.	Z.	₩ W	₽	₽	₩ M	RW
Name																					CH11PEN	CH10PEN	CH9PEN	CH8PEN	CH7PEN	CH6PEN	CH5PEN	CH4PEN	CH3PEN	CH2PEN	CH1PEN	CHOPEN

Name	Reset	Access	Description
Reserved	To ensure co	ompatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
CH11PEN	0	RW	CH11 Pin Enable
When set, GPIO ou	itput from PRS c	hannel 11 is	enabled
CH10PEN	0	RW	CH10 Pin Enable
When set, GPIO ou	utput from PRS c	hannel 10 is	enabled
CH9PEN	0	RW	CH9 Pin Enable
When set, GPIO ou	utput from PRS c	hannel 9 is	enabled
CH8PEN	0	RW	CH8 Pin Enable
When set, GPIO ou	utput from PRS c	hannel 8 is	enabled
CH7PEN	0	RW	CH7 Pin Enable
When set, GPIO οι	utput from PRS c	hannel 7 is	enabled
CH6PEN	0	RW	CH6 Pin Enable
When set, GPIO ou	utput from PRS c	hannel 6 is	enabled
CH5PEN	0	RW	CH5 Pin Enable
When set, GPIO ou	utput from PRS c	hannel 5 is	enabled
CH4PEN	0	RW	CH4 Pin Enable
When set, GPIO ou	utput from PRS c	hannel 4 is	enabled
CH3PEN	0	RW	CH3 Pin Enable
When set, GPIO ou	utput from PRS c	hannel 3 is	enabled
CH2PEN	0	RW	CH2 Pin Enable
When set, GPIO ou	utput from PRS c	hannel 2 is e	enabled
CH1PEN	0	RW	CH1 Pin Enable
When set, GPIO ou	utput from PRS c	hannel 1 is	enabled
CH0PEN	0	RW	CH0 Pin Enable
When set, GPIO ou	utput from PRS c	hannel 0 is	enabled
	CH11PEN When set, GPIO or CH10PEN When set, GPIO or CH9PEN When set, GPIO or CH8PEN When set, GPIO or CH7PEN When set, GPIO or CH6PEN When set, GPIO or CH5PEN When set, GPIO or CH4PEN When set, GPIO or CH4PEN When set, GPIO or CH3PEN When set, GPIO or CH2PEN When set, GPIO or CH2PEN When set, GPIO or CH1PEN	Reserved To ensure of tions CH11PEN When set, GPIO output from PRS of CH10PEN OWhen set, GPIO output from PRS of CH9PEN OWhen set, GPIO output from PRS of CH8PEN OWhen set, GPIO output from PRS of CH7PEN OWhen set, GPIO output from PRS of CH6PEN OWhen set, GPIO output from PRS of CH5PEN OWhen set, GPIO output from PRS of CH4PEN OWHEN SET, GPIO OUTPUT from P	Reserved To ensure compatibility tions CH11PEN 0 RW When set, GPIO output from PRS channel 11 is CH10PEN 0 RW When set, GPIO output from PRS channel 10 is CH9PEN 0 RW When set, GPIO output from PRS channel 9 is CH8PEN 0 RW When set, GPIO output from PRS channel 8 is CH7PEN 0 RW When set, GPIO output from PRS channel 7 is CH6PEN 0 RW When set, GPIO output from PRS channel 6 is CH5PEN 0 RW When set, GPIO output from PRS channel 5 is CH4PEN 0 RW When set, GPIO output from PRS channel 4 is CH3PEN 0 RW When set, GPIO output from PRS channel 3 is CH3PEN 0 RW When set, GPIO output from PRS channel 3 is CH3PEN 0 RW When set, GPIO output from PRS channel 3 is CH3PEN 0 RW When set, GPIO output from PRS channel 2 is CH4PEN 0 RW When set, GPIO output from PRS channel 2 is CH1PEN 0 RW When set, GPIO output from PRS channel 1 is CH3PEN

15.5.4 PRS_ROUTELOC0 - I/O Routing Location Register

15.5.4 P	K9_KU	UIEL	.000 -	1/0	KOI	uting	LO	cati	on I	Reg	IST	er																	
Offset													В	it Po	sitio	on													
0x010	33	59	28	56	25	24	23	22	2	20	10	5 6	17	16	15	4	13	7 =	5	2 6	00	_	9	2	4	، ا	ى د	۷ ۲	- c
Reset			0	0000								00×0							0x0								00×0		
Access				 } Ƴ								₹							S ≷								% §		
Name			<u>-</u>	CH3LOC								CH2LOC							CH1LOC								CHOLOC		
Bit	Name				Re	eset			Ac	ces	s	De	scrip	otior															
31:30	Reserv	ved				ens ns	ure (com	pati	ibilit	у и	vith f	uture	e dev	vices	, alı	ways ı	vrite	bits	to 0	. Мо	re i	nfor	mati	on i	in 1	.2 C	onv	en-
29:24	CH3LC	C			0x	:00			RV	٧		I/O	Loc	atio	n														
	Decide	es the	location	on o	f the	e cha	anne	el I/C) pir	า																			
	Value				М	ode						De	scrip	tion															
	0				LC	C0						Loc	atio	n 0															
	1				LC	C1						Loc	atio	n 1															
	2				LC	C2						Loc	atio	n 2															
	3				LC	C3						Loc	atio	n 3															
	4				LC	C4						Loc	atio	n 4															
	5				LC	C5						Loc	atio	n 5															
	6					C6							atio																
	7					C7							atio																
	8					C8							atio																
	9					C9							atio																
	10)C10								n 10															
	11)C11							atio																
	12)C12								n 12															
	13					OC13								n 13															
	14				LC	OC14	•					Loc	catio	n 14															
23:22	Reserv	ved				ens ns	ure (com	pati	ibilit <u>:</u>	у и	vith f	uture	e dev	vices	, alı	ways ı	write	bits	to 0	. Мо	re i	nfor	mati	on i	in 1	.2 C	onv	en-
21:16	CH2LC	C			0x	00			RV	V		I/O	Loc	atio	n														
	Decide	es the	location	on o	f the	e cha	anne	el I/C) pir	า																			
	Value				М	ode						De	scrip	tion															
	0				LC	C0						Loc	atio	n 0															
	1				LC	OC1						Loc	atio	n 1															
	2	1.002										4:_	_																

Location 2

LOC2

2

Bit	Name	Reset	Access	Description
	3	LOC3		Location 3
	4	LOC4		Location 4
	5	LOC5		Location 5
	6	LOC6		Location 6
	7	LOC7		Location 7
15:14	Reserved	To ensure com	patibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
13:8	CH1LOC	0x00	RW	I/O Location
	Decides the location of	of the channel I/C) pin	
	Value	Mode		Description
	0	LOC0		Location 0
	1	LOC1		Location 1
	2	LOC2		Location 2
	3	LOC3		Location 3
	4	LOC4		Location 4
	5	LOC5		Location 5
	6	LOC6		Location 6
	7	LOC7		Location 7
7:6	Reserved	To ensure com	patibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
5:0	CH0LOC	0x00	RW	I/O Location
	Decides the location of	of the channel I/C) pin	
	Value	Mode		Description
	0	LOC0		Location 0
	1	LOC1		Location 1
	2	LOC2		Location 2
	3	LOC3		Location 3
	4	LOC4		Location 4
	5	LOC5		Location 5
	6	LOC6		Location 6
	7	LOC7		Location 7
	8	LOC8		Location 8
	9	LOC9		Location 9
	10	LOC10		Location 10
	11	LOC11		Location 11
	12	LOC12		Location 12
	13	LOC13		Location 13

Bit Name Reset Access Description

15.5.5 PRS_ROUTELOC1 - I/O Routing Location Register

Offset	_							D:	t Boo	ition											
	- 0	0 8 6 6	10 4		01 -	- 0	0 0				m /	01 -		T							
0x014	8 8	28 27 27	25 24	23	5 5	20	19	17	19	τ 1	13	7 2	 	ρ ∞	7	9	2	4		4 F	- 0
Reset		00×0					00×0						00x0						00X0		
Access		Z.W					ΑŠ					i	≩ Y						\mathbb{R}^{N}		
		20					20					(၁						20		
Name		CH7LOC					СН6LОС					į	CHaLOC						CH4LOC		
		0											<u> </u>								
Bit	Name		Reset		ļ	Access	s De	escrip	tion												
31:30	Reserv	/ed	To ens	ure c	omp	atibility	with i	future	devi	ces, al	ways	write l	oits to (0. Mo	re inf	orma	atio	n in	1.2 C	onv	en-
29:24	CH7LC	C	0x00		F	RW	I/C) Loca	ation												
	Decide	s the location	of the cha	annel	I/O	pin															
	Value		Mode				De	escript	ion												
	0		LOC0				Lo	cation	ı 0												
	1		LOC1				Lo	cation	1												
	2		LOC2				Lo	cation	12												
	3		LOC3				Lo	cation	1 3												
	4		LOC4				Lo	cation	1 4												
	5		LOC5				Lo	cation	1 5												
	6		LOC6				Lo	cation	16												
	7		LOC7				Lo	cation	1 7												
	8		LOC8				Lo	cation	18												
	9		LOC9					cation													
	10		LOC10)			Lo	cation	10												
23:22	Reserv	/ed	To ens	ure c	omp	atibility	with	future	devi	ces, al	ways	write l	oits to (0. Mo	re inf	orma	atio	n in	1.2 C	onv	en-
21:16	CH6LC	OC .	0x00		F	RW	I/C) Loca	ation												
	Decide	s the location	of the cha	annel	I/O	pin															
	Value		Mode				De	escript	ion												
	0		LOC0				Lo	cation	0												
	1		LOC1				Lo	cation	1												
	2		LOC2				Lo	cation	12												
	3		LOC3				Lo	cation	1 3												
	4		LOC4				Lo	cation	1 4												
	5		LOC5				Lo	cation	15												
	6		LOC6				Lo	cation	16												

Bit	Name	Reset Acces	s Description
	7	LOC7	Location 7
	8	LOC8	Location 8
	9	LOC9	Location 9
	10	LOC10	Location 10
	11	LOC11	Location 11
	12	LOC12	Location 12
	13	LOC13	Location 13
	14	LOC14	Location 14
	15	LOC15	Location 15
	16	LOC16	Location 16
	17	LOC17	Location 17
15:14	Reserved	To ensure compatibilit	y with future devices, always write bits to 0. More information in 1.2 Conven-
13:8	CH5LOC	0x00 RW	I/O Location
	Decides the location	on of the channel I/O pin	
	Value	Mode	Description
	0	LOC0	Location 0
	1	LOC1	Location 1
	2	LOC2	Location 2
	3	LOC3	Location 3
	4	LOC4	Location 4
	5	LOC5	Location 5
	6	LOC6	Location 6
7:6	Reserved	To ensure compatibilit	y with future devices, always write bits to 0. More information in 1.2 Conven-
5:0	CH4LOC	0x00 RW	I/O Location
	Decides the location	on of the channel I/O pin	
	Value	Mode	Description
	0	LOC0	Location 0
	1	LOC1	Location 1
	2	LOC2	Location 2
	3	LOC3	Location 3
	4	LOC4	Location 4
	5	LOC5	Location 5
	6	LOC6	Location 6

15.5.6 PRS_ROUTELOC2 - I/O Routing Location Register

Offset								Bit	Position								
0x018	33	78 78 78	27	25 24 24	23	3 2 8	70	1 18 7	ō 1 4	13	- 2 0	ာ ထ	~ 9	2	4 u	2 0	- 0
Reset			00X0					00×00			00×0					00x0	
Access			N N					<u>&</u>			- X					N N	
Name			CH11LOC					CH10LOC			СНЭГОС					CH8LOC	
Bit	Name			Reset		Acc	ess	Description	on								
31:30	Resen	ved		To ens	ure co	ompatib	ility w	vith future d	evices, al	ways wr	ite bits to	0. Moi	re inforn	natic	n in 1	2 Con	ven-
29:24	CH11L	OC.		0x00		RW		I/O Locati	ion								
	Decide	es the lo	cation o	f the cha	annel	I/O pin											
	Value			Mode				Descriptio	n								
	0			LOC0				Location 0)								
	1			LOC1				Location 1	l								
	2			LOC2				Location 2	2								
	3			LOC3				Location 3	3								
	4			LOC4		Location 4 Location 5											
	5			LOC5		Location 5											
23:22	Reserv	ved		To ens	ure co												ven-
21:16	CH10L	LOC		0x00		RW		I/O Locati	ion								
	Decide	es the lo	cation o	f the cha	annel	I/O pin											
	Value			Mode				Descriptio	n								
	0			LOC0				Location 0)								
	1			LOC1				Location 1									
	2			LOC2				Location 2	2								
	3			LOC3				Location 3	3								
	4			LOC4	Location 4												
	5			LOC5				Location 5	5								
15:14	Reserv	ved		To ens	ure co	ompatib	ility w	vith future d	evices, al	ways wr	ite bits to	0. Moi	re inforn	natio	n in 1	2 Con	ven-
13:8	CH9L0	С		0x00		RW		I/O Locati	ion								
	Decide	es the lo	cation o	f the cha	annel	I/O pin											
	Value			Mode				Descriptio	n								
	0			LOC0				Location 0)								

Bit	Name	Reset Access	Description
	1	LOC1	Location 1
	2	LOC2	Location 2
	3	LOC3	Location 3
	4	LOC4	Location 4
	5	LOC5	Location 5
	6	LOC6	Location 6
	7	LOC7	Location 7
	8	LOC8	Location 8
	9	LOC9	Location 9
	10	LOC10	Location 10
	11	LOC11	Location 11
	12	LOC12	Location 12
	13	LOC13	Location 13
	14	LOC14	Location 14
	15	LOC15	Location 15
	16	LOC16	Location 16
7:6	Reserved	To ensure compatibility tions	with future devices, always write bits to 0. More information in 1.2 Conven-
7:6 5:0	Reserved CH8LOC		with future devices, always write bits to 0. More information in 1.2 Conven- I/O Location
		0x00 RW	
	CH8LOC	0x00 RW	
	CH8LOC Decides the location	0x00 RW of the channel I/O pin	I/O Location
	CH8LOC Decides the location	0x00 RW of the channel I/O pin Mode	I/O Location Description
	CH8LOC Decides the location of Value 0	0x00 RW of the channel I/O pin Mode LOC0	I/O Location Description Location 0
	CH8LOC Decides the location of Value 0 1	ox00 RW of the channel I/O pin Mode LOC0 LOC1	I/O Location Description Location 0 Location 1
	CH8LOC Decides the location of Value 0 1	tions 0x00 RW of the channel I/O pin Mode LOC0 LOC1 LOC2	I/O Location Description Location 0 Location 1 Location 2
	CH8LOC Decides the location of Value 0 1 2 3	tions 0x00 RW of the channel I/O pin Mode LOC0 LOC1 LOC2 LOC3	I/O Location Description Location 0 Location 1 Location 2 Location 3
	CH8LOC Decides the location of Value 0 1 2 3 4	tions 0x00 RW of the channel I/O pin Mode LOC0 LOC1 LOC2 LOC3 LOC4	I/O Location Description Location 0 Location 1 Location 2 Location 3 Location 4
	CH8LOC Decides the location of Value 0 1 2 3 4 5	tions 0x00 RW of the channel I/O pin Mode LOC0 LOC1 LOC2 LOC3 LOC4 LOC5	I/O Location Description Location 0 Location 1 Location 2 Location 3 Location 4 Location 5
	CH8LOC Decides the location of Value 0 1 2 3 4 5	tions 0x00 RW of the channel I/O pin Mode LOC0 LOC1 LOC2 LOC3 LOC4 LOC5 LOC6	I/O Location Description Location 0 Location 1 Location 2 Location 3 Location 4 Location 5 Location 6
	CH8LOC Decides the location of Value 0 1 2 3 4 5 6 7	tions 0x00 RW of the channel I/O pin Mode LOC0 LOC1 LOC2 LOC3 LOC4 LOC5 LOC6 LOC7	I/O Location Description Location 0 Location 1 Location 2 Location 3 Location 4 Location 5 Location 6 Location 7
	CH8LOC Decides the location of Value 0 1 2 3 4 5 6 7	tions 0x00 RW of the channel I/O pin Mode LOC0 LOC1 LOC2 LOC3 LOC4 LOC5 LOC6 LOC7 LOC8	I/O Location Description Location 0 Location 1 Location 2 Location 3 Location 4 Location 5 Location 6 Location 7 Location 8

15.5.7 PRS_CTRL - Control Register

Offset															Bi	t Po	siti	on														
0x030	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	5	4	က	2	_	0
Reset		•	•	•		•	•								•	•	•		•	•						•	•		ç	Š		0
Access																													Š	<u>}</u>		RW
Name																														SEVONTROSEL		SEVONPRS
Bit	Na	me					R۵	set			Δc	cess		Des	crin	tion																

Bit	Name	Reset	Access	Description
31:5	Reserved	To ensure contions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
4:1	SEVONPRSSEL	0x0	RW	SEVONPRS PRS Channel Select
	Selects PRS channe	I for SEVONPRS	3	
	Value	Mode		Description
	0	PRSCH0		PRS Channel 0 selected
	1	PRSCH1		PRS Channel 1 selected
	2	PRSCH2		PRS Channel 2 selected
	3	PRSCH3		PRS Channel 3 selected
	4	PRSCH4		PRS Channel 4 selected
	5	PRSCH5		PRS Channel 5 selected
	6	PRSCH6		PRS Channel 6 selected
	7	PRSCH7		PRS Channel 7 selected
	8	PRSCH8		PRS Channel 8 selected
	9	PRSCH9		PRS Channel 9 selected
	10	PRSCH10		PRS Channel 10 selected
	11	PRSCH11		PRS Channel 11 selected
0	SEVONPRS	0	RW	Set Event on PRS
	When set, an event i	s generated to the	ne CPU wh	en the PRS channel selected by SEVONPRSSEL is high

15.5.8 PRS_DMAREQ0 - DMA Request 0 Register

15.5.6 P				- Di		····	uc3		.cg.	<u> </u>																					
Offset														Ві	it Pos	sitio	n														
0x034	31	53	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	7	19	6	∞	7	9	2	4	က	7	_	,
Reset																								0×0							
Access																								<u></u>							
																								 ij							
Name																								PRSSEL							
										_																					_
Bit	Name						set				ces				tion																
31:10	Rese	rved				To tio		ure	com	pati	bility	/ Wi	th fu	ture	devi	ces,	alv	vays	s wr	ite k	its t	o 0.	Мо	re ir	forr	natio	n in	1.2	? Co.	nvei	7-
9:6	PRSS	SEL				0x0	0			RW	1		DM	A Re	eques	st 0	PR	s c	han	nel	Sel	ect									
	Selec	ts PF	RS c	hanı	nel f	for E	OMA	req	uest	0 fr	om	the	PRS	S (P	RSRI	EQ0).														
	Value					Мс	ode						Des	cript	tion																_
	0					PR	RSCI	Н0					PRS	S Ch	anne	l 0 s	ele	cted	t												_
	1					PR	RSCI	H1					PRS	S Ch	anne	l1s	ele	cted	t												
	2					PR	RSCI	H2					PRS	S Ch	anne	l 2 s	ele	cted	t												
	3					PR	RSCI	Н3					PRS	S Ch	anne	l 3 s	ele	cted	t												
	4					PR	RSCI	H4					PRS	S Ch	anne	l 4 s	ele	cted	t												
	5					PR	RSCI	H5					PRS	S Ch	anne	l 5 s	ele	cted	t												
	6					PR	RSCI	H6					PRS	S Ch	anne	l 6 s	ele	cted	t												
	7					PR	RSCI	H7					PRS	S Ch	anne	l 7 s	ele	cted	t												
	8					PR	RSCI	H8					PRS	S Ch	anne	l 8 s	ele	cted	t												
	9					PR	RSCI	H9					PRS	S Ch	anne	l 9 s	ele	ctec	t												
	10					PR	RSCI	H10					PRS	S Ch	anne	l 10	sel	lecte	ed												
	11					PR	RSCI	H11					PRS	S Ch	anne	l 11	sel	ecte	ed												
5:0	Rese	rved				То	ens	ure	com	pati	bility	/ Wii	th fu	ture	devi	ces,	alv	vays	s wr	ite k	its t	o 0.	Мо	re ir	forr	natio	on in	1.2	2 Co	nvei	7-

tions

15.5.9 PRS_DMAREQ1 - DMA Request 1 Register

0554															Di	4 D	:4:															
Offset			T	T				1	1						T	Т	ositi	1			T		1	T		T	T .		 	T	1	
0x038	3	S 8	29	78	27	26	25	24	23	22	2	20	9	18	17	9	15	4	13	12	7	9	တ	∞		9	2	4	က	7	_	(
Reset																									0X							
Access																									Z ≷							
Name																									PRSSEL							
Bit	1	Name	!				Re	set			Ac	ces	s I	Des	crip	tio	า															
31:10	F	Reser	ved				To tio		ure	com	pati	bility	v wit	th fu	ture	de	vices	s, al	way	'S WI	rite l	oits t	o 0.	Мс	ore ii	nforn	natio	on in	1.2	Co	nve	7-
9:6	F	PRSS	EL				0x0	0			RW	/		DMA	A Re	equ	est '	1 PF	RS (Cha	nnel	Sel	ect									
	5	Selec	ts Pf	RS d	han	nel 1	for E	MA	req	uest	1 fr	om	the	PRS	6 (P	RSF	REQ	1).														
	١	/alue					Мс	de						Des	cript	tion																_
	()					PR	SCI	Н0					PRS	Ch	ann	el 0	sele	ecte	d												
	1						PR	SCI	H1					PRS	Ch	ann	el 1	sele	ecte	d												
	2	2					PR	SCI	H2					PRS	Ch	ann	el 2	sele	ecte	d												
	3	3					PR	SCI	Н3					PRS	Ch	ann	el 3	sele	ecte	d												
	4	ŀ					PR	SCI	H4					PRS	Ch	ann	el 4	sele	ecte	d												
	5	5					PR	SCI	H5					PRS	Ch	ann	el 5	sele	ecte	d												
	6	6					PR	SCI	H6					PRS	Ch	ann	el 6	sele	ecte	d												
	7	,					PR	SCI	H7					PRS	Ch	ann	el 7	sele	ecte	d												
	8	3					PR	SCI	Н8					PRS	Ch	ann	el 8	sele	ecte	d												
	ç)					PR	SCI	H9					PRS	Ch	ann	el 9	sele	ecte	d												
	1	0					PR	SCI	H10					PRS	Ch	ann	el 1	0 se	lec	ted												
	1	1					PR	SCI	H11					PRS	Ch	ann	el 1	1 se	lect	ed												
5:0	F	Reser	ved				То	ens	ure	com	pati	bility	/ wit	th fu	ture	de	vices	s, al	way	's Wi	rite l	oits t	o 0.	Мо	ore in	nforn	natio	on in	1.2	Co	nve	n-

tions

15.5.10 PRS_PEEK - PRS Channel Values

Offset															Ві	t Po	siti	on														
0x040	31	30	29	28	27	26	25	24	23	22	21	20	19	9	17	16	15	4	13	12	7	10	6	∞	7	9	5	4	က	2	_	0
Reset				•																	0	0	0	0	0	0	0	0	0	0	0	0
Access																					22	2	22	22	2	22	22	R	~	2	22	<u>~</u>
Name																					CH11VAL	CH10VAL	CH9VAL	CH8VAL	CH7VAL	CH6VAL	CH5VAL	CH4VAL	CH3VAL	CH2VAL	CH1VAL	CH0VAL

Bit	Name	Reset	Access	Description
31:12	Reserved	To ensure contions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
11	CH11VAL	0	R	Channel 11 Current Value
	See bit 0.			
10	CH10VAL	0	R	Channel 10 Current Value
	See bit 0.			
9	CH9VAL	0	R	Channel 9 Current Value
	See bit 0.			
8	CH8VAL	0	R	Channel 8 Current Value
	See bit 0.			
7	CH7VAL	0	R	Channel 7 Current Value
	See bit 0.			
6	CH6VAL	0	R	Channel 6 Current Value
	See bit 0.			
5	CH5VAL	0	R	Channel 5 Current Value
	See bit 0.			
4	CH4VAL	0	R	Channel 4 Current Value
	See bit 0.			
3	CH3VAL	0	R	Channel 3 Current Value
	See bit 0.			
2	CH2VAL	0	R	Channel 2 Current Value
	See bit 0.			
1	CH1VAL	0	R	Channel 1 Current Value
	See bit 0.			
0	CH0VAL	0	R	Channel 0 Current Value
				llue of channel 0. Any enabled edge detection will not be visible. This value C = 1, no value is returned

15.5.11 PRS_CHx_CTRL - Channel Control Register

Offset															Bi	t Po	sitio	on														
0x050	31	30	29	28	27	26	25	24	23	22	21	20	19	8	17	16	15	14	13	12	7	9	6	ω	7	9	5	4	က	2	1	0
Reset		0		0	0	0	0			•	Š	OXO									00×0	•		•							0×0	
Access		Ŋ.		₩ M	% M	R M M	₩ M				2	<u>}</u>									Σ ≪										Z N	
Name		ASYNC		ANDNEXT	ORPREV	>NI	STRETCH				Ī.	EDSEL									SOURCESEL										SIGSEL	

	4 4 0	 	Ш	o o
Bit	Name	Reset	Access	Description
31	Reserved	To ensure o	compatibility	with future devices, always write bits to 0. More information in 1.2 Conven-
30	ASYNC	0	RW	Asynchronous Reflex
	Set to enable asy	nchronous mode	of this reflex	signal
29	Reserved	To ensure o	compatibility	with future devices, always write bits to 0. More information in 1.2 Conven-
28	ANDNEXT	0	RW	And Next
	If set, channel out	tput is AND'ed wit	h the next cl	hannel output
27	ORPREV	0	RW	Or Previous
	If set, channel out	tput is OR'ed with	RW Invert Channel erted	s channel output
26	INV	0	RW	Invert Channel
	If set, channel out	tput is inverted		
25	STRETCH	0	RW Stretch Channel Output output to ensure that the target clock domain sees it. o ensure compatibility with future devices, always write bits to 0. More information in 1 ons	Stretch Channel Output
	If set, stretches cl	nannel output to e	ensure that th	he target clock domain sees it.
24:22	Reserved	To ensure o	compatibility	with future devices, always write bits to 0. More information in 1.2 Conven-
21:20	EDSEL	0x0	RW	Edge Detect Select
	Select edge detec	ction.		
	Value	Mode		Description
	0	OFF		Signal is left as it is
	1	POSEDGE		A one HFCLK cycle pulse is generated for every positive edge of the incoming signal
	2	NEGEDGE		A one HFCLK clock cycle pulse is generated for every negative edge of the incoming signal
	3	BOTHEDGI	ES	A one HFCLK clock cycle pulse is generated for every edge of the incoming signal
			compatibility	

Bit	Name	Reset	Access	Description							
14:8	SOURCESEL	0x00	RW	Source Select							
	Select input source to	PRS channel.									
	Value	Mode		Description							
	0b0000000	NONE		No source selected							
	0b0000001	PRSL		Peripheral Reflex System							
	0b0000010	PRSH		Peripheral Reflex System							
	0b0000011	ACMP0		Analog Comparator 0							
	0b0000100	ACMP1		Analog Comparator 1							
	0b0000101	ADC0		Analog to Digital Converter 0							
	0b0000111	LESENSEL		Low Energy Sensor Interface							
	0b0001000	LESENSEH		Low Energy Sensor Interface							
	0b0001001	LESENSED		Low Energy Sensor Interface							
	0b0001010	LESENSE		Low Energy Sensor Interface							
	0b0001011	RTCC		Real-Time Counter and Calendar							
	0b0001100	GPIOL		General purpose Input/Output							
	0b0001101	GPIOH		General purpose Input/Output							
	0b0001110	LETIMER0		Low Energy Timer 0							
	0b0001111	PCNT0		Pulse Counter 0							
	0b0010010	CMU		Clock Management Unit							
	0b0011000	VDAC0		Digital to Analog Converter 0							
	0b0011010	CRYOTIMER		CryoTimer							
	0b0110000	USART0		Universal Synchronous/Asynchronous Receiver/Transmitter 0							
	0b0110001	USART1		Universal Synchronous/Asynchronous Receiver/Transmitter 1							
	0b0111100	TIMER0		Timer 0							
	0b0111101	TIMER1		Timer 1							
	0b0111110	WTIMER0		Wide Timer 0							
	0b1000011	CM4									
7:3	Reserved	To ensure com tions	patibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-							
2:0	SIGSEL	0x0	RW	Signal Select							
	Select signal input to	PRS channel. Se	elected sig	nal depends on SOURCESEL as indicated.							
	Value	Mode		Description							
	SOURCESEL =	0b000000		(NONE)							
	0bxxx	OFF		Channel input selection is turned off							
	SOURCESEL =	0b0000001		(PRSL)							
	0b000	PRSCH0		PRS channel 0 PRSCH0 (Asynchronous)							

Name	Reset Access	Description
0b001	PRSCH1	PRS channel 1 PRSCH1 (Asynchronous)
0b010	PRSCH2	PRS channel 2 PRSCH2 (Asynchronous)
0b011	PRSCH3	PRS channel 3 PRSCH3 (Asynchronous)
0b100	PRSCH4	PRS channel 4 PRSCH4 (Asynchronous)
0b101	PRSCH5	PRS channel 5 PRSCH5 (Asynchronous)
0b110	PRSCH6	PRS channel 6 PRSCH6 (Asynchronous)
0b111	PRSCH7	PRS channel 7 PRSCH7 (Asynchronous)
SOURCESEL =	0b0000010	(PRSH)
0b000	PRSCH8	PRS channel 8 PRSCH8 (Asynchronous)
0b001	PRSCH9	PRS channel 9 PRSCH9 (Asynchronous)
0b010	PRSCH10	PRS channel 10 PRSCH10 (Asynchronous)
0b011	PRSCH11	PRS channel 11 PRSCH11 (Asynchronous)
SOURCESEL =	0b0000011	(ACMP0)
0b000	ACMP0OUT	Analog comparator output ACMP0OUT (Asynchronous)
SOURCESEL =	0b0000100	(ACMP1)
0b000	ACMP1OUT	Analog comparator output ACMP1OUT (Asynchronous)
SOURCESEL =	0b0000101	(ADC0)
0b000	ADC0SINGLE	ADC single conversion done ADC0SINGLE (Asynchronous)
0b001	ADC0SCAN	ADC scan conversion done ADC0SCAN (Asynchronous)
SOURCESEL =	0b0000111	(LESENSEL)
0b000	LESENSESCANRES0	LESENSE SCANRES register, bit 0 LESENSESCANRES0 (Asynctons)
0b001	LESENSESCANRES1	LESENSE SCANRES register, bit 1 LESENSESCANRES1 (Asynctonus)
0b010	LESENSESCANRES2	LESENSE SCANRES register, bit 2 LESENSESCANRES2 (Asynctons)
0b011	LESENSESCANRES3	LESENSE SCANRES register, bit 3 LESENSESCANRES3 (Asynctous)
0b100	LESENSESCANRES4	LESENSE SCANRES register, bit 4 LESENSESCANRES4 (Asynctous)
0b101	LESENSESCANRES5	LESENSE SCANRES register, bit 5 LESENSESCANRES5 (Asynctous)
0b110	LESENSESCANRES6	LESENSE SCANRES register, bit 6 LESENSESCANRES6 (Asynctous)
0b111	LESENSESCANRES7	LESENSE SCANRES register, bit 7 LESENSESCANRES7 (Asynchrous)
SOURCESEL =	0b0001000	(LESENSEH)
0b000	LESENSESCANRES8	LESENSE SCANRES register, bit 8 LESENSESCANRES8 (Asynchrous)
0b001	LESENSESCANRES9	LESENSE SCANRES register, bit 9 LESENSESCANRES9 (Async nous)


Name	Reset Access	Description						
0b010	LESENSESCANRES10	LESENSE SCANRES register, bit 10 LESENSESCANRES10 (Asynchronous)						
0b011	LESENSESCANRES11	LESENSE SCANRES register, bit 11 LESENSESCANRES11 (Asynchronous)						
0b100	LESENSESCANRES12	LESENSE SCANRES register, bit 12 LESENSESCANRES12 (Asynchronous)						
0b101	LESENSESCANRES13	LESENSE SCANRES register, bit 13 LESENSESCANRES13 (Asynchronous)						
0b110	LESENSESCANRES14	LESENSE SCANRES register, bit 14 LESENSESCANRES14 (Asynchronous)						
0b111	LESENSESCANRES15	LESENSE SCANRES register, bit 15 LESENSESCANRES15 (Asynchronous)						
SOURCESEL =	0b0001001	(LESENSED)						
0b000	LESENSEDEC0	LESENSE Decoder PRS out 0 LESENSEDEC0 (Asynchronous)						
0b001	LESENSEDEC1	LESENSE Decoder PRS out 1 LESENSEDEC1 (Asynchronous)						
0b010	LESENSEDEC2	LESENSE Decoder PRS out 2 LESENSEDEC2 (Asynchronous)						
0b011	LESENSEDECCMP	LESENSE Decoder PRS compare value match channel LESENSE- DECCMP (Asynchronous)						
SOURCESEL =	0b0001010	(LESENSE)						
0b000	LESENSEMEASACT	LESENSE Measurement active LESENSEMEASACT (Asynchronou						
SOURCESEL =	0b0001011	(RTCC)						
0b001	RTCCCCV0	RTCC Compare 0 RTCCCCV0 (Asynchronous)						
0b010	RTCCCCV1	RTCC Compare 1 RTCCCCV1 (Asynchronous)						
0b011	RTCCCCV2	RTCC Compare 2 RTCCCCV2 (Asynchronous)						
SOURCESEL =	0b0001100	(GPIOL)						
0b000	GPIOPIN0	GPIO pin 0 GPIOPIN0 (Asynchronous)						
0b001	GPIOPIN1	GPIO pin 1 GPIOPIN1 (Asynchronous)						
0b010	GPIOPIN2	GPIO pin 2 GPIOPIN2 (Asynchronous)						
0b011	GPIOPIN3	GPIO pin 3 GPIOPIN3 (Asynchronous)						
0b100	GPIOPIN4	GPIO pin 4 GPIOPIN4 (Asynchronous)						
0b101	GPIOPIN5	GPIO pin 5 GPIOPIN5 (Asynchronous)						
0b110	GPIOPIN6	GPIO pin 6 GPIOPIN6 (Asynchronous)						
0b111	GPIOPIN7	GPIO pin 7 GPIOPIN7 (Asynchronous)						
SOURCESEL =	0b0001101	(GPIOH)						
0b000	GPIOPIN8	GPIO pin 8 GPIOPIN8 (Asynchronous)						
0b001	GPIOPIN9	GPIO pin 9 GPIOPIN9 (Asynchronous)						
0b010	GPIOPIN10	GPIO pin 10 GPIOPIN10 (Asynchronous)						
0b011	GPIOPIN11	GPIO pin 11 GPIOPIN11 (Asynchronous)						
0b100	GPIOPIN12	GPIO pin 12 GPIOPIN12 (Asynchronous)						
0b101	GPIOPIN13	GPIO pin 13 GPIOPIN13 (Asynchronous)						

Bit	Name	Reset Access	Description
	0b110	GPIOPIN14	GPIO pin 14 GPIOPIN14 (Asynchronous)
	0b111	GPIOPIN15	GPIO pin 15 GPIOPIN15 (Asynchronous)
	SOURCESEL =	0b0001110	(LETIMERO)
	0b000	LETIMER0CH0	LETIMER CH0 Out LETIMER0CH0 (Asynchronous)
	0b001	LETIMER0CH1	LETIMER CH1 Out LETIMER0CH1 (Asynchronous)
	SOURCESEL =	0b0001111	(PCNT0)
	0b000	PCNT0TCC	PCNT0 Triggered compare match PCNT0TCC (Asynchronous)
	0b001	PCNT0UFOF	PCNT0 Counter overflow or underflow PCNT0UFOF (Asynchronous)
	0b010	PCNT0DIR	PCNT0 Counter direction PCNT0DIR (Asynchronous)
	SOURCESEL =	0b0010010	(CMU)
	0b000	CMUCLKOUT0	Clock Output 0 CMUCLKOUT0 (Asynchronous)
	0b001	CMUCLKOUT1	Clock Output 1 CMUCLKOUT1 (Asynchronous)
	SOURCESEL =	0b0011000	(VDAC0)
	0b000	VDAC0CH0	DAC ch0 conversion done VDAC0CH0
	0b001	VDAC0CH1	DAC ch1 conversion done VDAC0CH1
	0b010	VDAC0OPA0	OPA0 warmedup or outputvalid based on OPA0PRSOUTMODE mode in OPACTRL. VDAC0OPA0 (Asynchronous)
	0b011	VDAC0OPA1	OPA1 warmedup or outputvalid based on OPA1PRSOUTMODE mode in OPACTRL. VDAC0OPA1 (Asynchronous)
	SOURCESEL =	0b0011010	(CRYOTIMER)
	0b000	CRYOTIMERPERIOD	CRYOTIMER Output CRYOTIMERPERIOD (Asynchronous)
	SOURCESEL =	0b0110000	(USARTO)
	0b000	USART0IRTX	USART 0 IRDA out USART0IRTX
	0b001	USART0TXC	USART 0 TX complete USART0TXC
	0b010	USART0RXDATAV	USART 0 RX Data Valid USART0RXDATAV
	0b011	USART0RTS	USART 0 RTS USARTORTS
	0b101	USART0TX	USART 0 TX USART0TX
	0b110	USART0CS	USART 0 CS USART0CS
	SOURCESEL =	0b0110001	(USART1)
	0b001	USART1TXC	USART 1 TX complete USART1TXC
	0b010	USART1RXDATAV	USART 1 RX Data Valid USART1RXDATAV
	0b011	USART1RTS	USART 1 RTS USART1RTS
	0b101	USART1TX	USART 1 TX USART1TX
	0b110	USART1CS	USART 1 CS USART1CS
	SOURCESEL =	0b0111100	(TIMER0)
	0b000	TIMER0UF	Timer 0 Underflow TIMER0UF
	0b001	TIMER0OF	Timer 0 Overflow TIMER0OF
	0b010	TIMER0CC0	Timer 0 Compare/Capture 0 TIMER0CC0
	0b011 0b101 0b110 SOURCESEL = 0b000 0b001	USART1RXDATAV USART1RTS USART1TX USART1CS 0b0111100 TIMEROUF TIMEROOF	USART 1 RX Data Valid USART1RXDATAV USART 1 RTS USART1RTS USART 1 TX USART1TX USART 1 CS USART1CS (TIMERO) Timer 0 Underflow TIMEROUF Timer 0 Overflow TIMEROOF

Bit	Name	Reset Acc	cess	Description
	0b011	TIMER0CC1		Timer 0 Compare/Capture 1 TIMER0CC1
	0b100	TIMER0CC2		Timer 0 Compare/Capture 2 TIMER0CC2
	SOURCESEL =	0b0111101		(TIMER1)
	0b000	TIMER1UF		Timer 1 Underflow TIMER1UF
	0b001	TIMER10F		Timer 1 Overflow TIMER1OF
	0b010	TIMER1CC0		Timer 1 Compare/Capture 0 TIMER1CC0
	0b011	TIMER1CC1		Timer 1 Compare/Capture 1 TIMER1CC1
	0b100	TIMER1CC2		Timer 1 Compare/Capture 2 TIMER1CC2
	0b101	TIMER1CC3		Timer 1 Compare/Capture 3 TIMER1CC3
	SOURCESEL =	0b0111110		(WTIMER0)
	0b000	WTIMER0UF		Timer 2 Underflow WTIMER0UF
	0b001	WTIMER0OF		Timer 2 Overflow WTIMER0OF
	0b010	WTIMER0CC0		Timer 2 Compare/Capture 0 WTIMER0CC0
	0b011	WTIMER0CC1		Timer 2 Compare/Capture 1 WTIMER0CC1
	0b100	WTIMER0CC2		Timer 2 Compare/Capture 2 WTIMER0CC2
	SOURCESEL =	0b1000011		(CM4)
	0b000	CM4TXEV		CM4TXEV
	0b001	CM4ICACHEPCHI SOF	T-	CM4ICACHEPCHITSOF
	0b010	CM4ICACHEPCMISOF	SSE-	CM4ICACHEPCMISSESOF

16. PCNT - Pulse Counter





Quick Facts

What?

The Pulse Counter (PCNT) decodes incoming pulses. The module has a quadrature mode which may be used to decode the speed and direction of a mechanical shaft. PCNT can operate in EM0 Active down to EM3 Stop.

Why?

The PCNT generates an interrupt after a specific number of pulses (or rotations), eliminating the need for timing- or I/O interrupts and CPU processing to measure pulse widths, etc.

How?

PCNT uses the LFACLK or may be externally clocked from a pin. The module incorporates an 16-bit up/down-counter to keep track of incoming pulses or rotations.

16.1 Introduction

The Pulse Counter (PCNT) can be used for counting incoming pulses on a single input or to decode quadrature encoded inputs in EM0 Active down to EM3 Stop. It can run from the internal LFACLK while counting pulses on the PCNTn_S0IN pin. Or, alternately, the PCNTn S0IN pin may be used as an external clock source that runs both the PCNT counter and register access.

16.2 Features

- · 16-bit counter with reload register
- · Auxiliary counter for counting a single direction
- · Single input oversampling up/down counter mode
- Externally clocked single input pulse up/down counter mode
- · Quadrature decoder modes
 - Externally clocked quadrature decoder 1X mode
 - · Oversampling quadrature decoder 1X, 2X and 4X modes
- · Interrupt on counter underflow and overflow
- · Interrupt when a direction change is detected (quadrature decoder mode only)
- · Optional pulse width filter
- · Optional input inversion/edge detect select
- · Optional inputs from PRS
- · Asynchronously triggered compare and clear

16.3 Functional Description

An overview of the PCNT module is shown in Figure 16.1 PCNT Overview on page 448.




Figure 16.1. PCNT Overview

16.3.1 Pulse Counter Modes

The pulse counter can operate in single input oversampling mode (OVSSINGLE), externally clocked single input counter mode (EXTCLKSINGLE), externally clocked quadrature decoder mode (EXTCLKQUAD) and oversampling quadrature decoder modes(OVSQUAD1X, OVSQUAD2X and OVSQUAD4X). The following sections describe operation of each of these modes and how they are enabled. Input timing constraints are described in 16.3.6 Clock Sources and 16.3.7 Input Filter.

16.3.1.1 Single Input Oversampling Mode

This mode is enabled by writing OVSSINGLE to the MODE field in the PCNTn_CTRL register and disabled by writing DISABLE to the same field. The LFACLK clock source to the pulse counter is configured by clearing PCNT0CLKSEL in the CMU_PCNTCTRL in the Clock Management Unit (CMU) 11.5.43 CMU PCNTCTRL - PCNT Control Register.

The optional pulse width filter is enabled by setting the FILT bit in the PCNTn_CTRL register. Additionally, the PCNTn_S0IN input may be inverted, so that falling edges are counted, by setting the EDGE bit in the PCNTn_CTRL register.

If S1CDIR in the PCNTn_CTRL register is cleared, PCNTn_S0IN is the only observed input in this mode. The PCNTn_S0IN input is sampled by the LFACLK and the number of detected positive or negative edges on PCNTn_S0IN appears in PCNTn_CNT. The counter may be configured to count down by setting the CNTDIR bit in PCNTn_CTRL. Default is to count up.

The counting direction can also be controlled externally in this mode by setting S1CDIR. This will make the input value on PCNTn_S1IN decide the direction counted on a PCNTn_S0IN edge. If PCNTn_S1IN is high, the count is done according to CNTDIR in PCNTn_CTRL. If low, the count direction is opposite.

16.3.1.2 Externally Clocked Single Input Counter Mode

This mode is enabled by writing EXTCLKSINGLE to the MODE field in the PCNTn_CTRL register and disabled by writing DISABLE to the same field. The external pin clock source is configured by setting PCNT0CLKSEL in the CMU_PCNTCTRL register (11. CMU - Clock Management Unit).

Positive edges on PCNTn_S0IN are used to clock the counter. Similar to the oversampled mode, PCNTn_S1IN is used to determine the count direction if S1CDIR is set. If not, CNTDIR in PCNTn CTRL solely defines count direction.

The digital pulse width filter is not available in this mode. The analog de-glitch filter in the GPIO pads is capable of removing some unwanted noise. However, this mode may be susceptible to spikes and unintended pulses from devices such as mechanical switches, and is therefore most suited to take input from electronic sensors etc. that generate single wire pulses.

16.3.1.3 Quadrature Decoder Modes

Two different types of quadrature decoding is supported in the pulse counter: the externally clocked (Asynchronous) quadrature decoding and the oversampling (Synchronous) quadrature decoding. The externally clocked mode supports 1X quadrature decoding whereas the oversampling mode supports 1X, 2X and 4X quadrature decoding. These modes are described in detail in 16.3.1.4 Externally Clocked Quadrature Decoder Mode and 16.3.1.5 Oversampling Quadrature Decoder Mode.

16.3.1.4 Externally Clocked Quadrature Decoder Mode

This mode is enabled by writing EXTCLKQUAD to the MODE field in PCNTn_CTRL and disabled by writing DISABLE to the same field. The external pin clock source is configured by setting PCNT0CLKSEL in the CMU_PCNTCTRL register (11. CMU - Clock Management Unit).

In this mode, both edges on PCNTn_S0IN pin are used to sample PCNTn_S1IN pin, in order to decode the quadrature code. A quadrature coded signal contains information about the relative speed and direction of a rotating shaft as illustrated by Figure 16.2 PCNT Quadrature Coding on page 450, hence the direction of the counter register PCNTn_CNT is controlled automatically.




Figure 16.2. PCNT Quadrature Coding

If PCNTn_S0IN leads PCNTn_S1IN in phase, the direction is clockwise, and if it lags in phase the direction is counter-clockwise. Default behavior is illustrated by Figure 16.2 PCNT Quadrature Coding on page 450.

The counter direction may be read from the DIR bit in the PCNTn_STATUS register. Additionally, the DIRCNG interrupt in the PCNTn_IF register is generated when a direction change is detected. When a change is detected, the DIR bit in the PCNTn_STATUS register must be read to determine the current new direction.

Note: The sector disc illustrated in the figure may be finer grained in some systems. Typically, they may generate 2-4 PCNTn_S0IN wave periods per 360° rotation.

The direction of the quadrature code and control of the counter is generated by the simple binary function outlined by Table 16.1 PCNT QUAD Mode Counter Control Function on page 450. Note that this function also filters some invalid inputs that may occur when the shaft changes direction or temporarily toggles direction.

Table 16.1. PCNT QUAD Mode Counter Control Function

Inputs		Control/Status						
S1IN posedge	S1IN negedge	Count Enable	CNTDIR status bit					
0	0	0	0					

Inputs		Control/Status	Control/Status						
S1IN posedge	S1IN negedge	Count Enable	CNTDIR status bit						
0	1	1	0						
1	0	1	1						
1	1	0	0						

Note: PCNTn_S1IN is sampled on both edges of PCNTn_S0IN.

16.3.1.5 Oversampling Quadrature Decoder Mode

There are three Oversampling Quadrature Decoder Modes supported: 1X , 2X and 4X. These modes are enabled by writing OVS-QUAD1X, OVSQUAD2X and OVSQUAD4X, respectively, to the MODE field in PCNTn_CTRL and disabled by writing DISABLE to the same field. The LFACLK clock source to the pulse counter must be configured by clearing PCNT0CLKSEL in the CMU_PCNTCTRL in the Clock Management Unit (CMU), 11. CMU - Clock Management Unit .

The optional pulse width filter is enabled by setting the FILT bit in the PCNTn_CTRL register. The filter applies to both inputs PCNTn_S0IN and PCNTn_S1IN. The filter length is configured by FILTLEN in PCNTn_OVSCFG register.

Based on the modes selected, the decoder updates the counter on different events. In the OVSQUAD1X mode, the counter is updated on the rising edge of the PCNTn_S0IN input when counting up, and on the negedge of the PCNTn_S0IN input when counting down. In the OVSQUAD2X mode, the counter is updated on both edges of PCNTn_S0IN input. In the OVSQUAD4X mode the counter is updated on both edges of both inputs PCNTn_S0IN and PCNTn_S1IN. Table 16.2 PCNT OVSQUAD 1X, 2X and 4X Mode Counter Control Function on page 452 outlines the increment or decrement of the counter based on the Quadrature Mode selected.

Note: The decoding behavior of OVSQUAD1X mode is slightly different compared to EXTCLKQUAD mode(also 1X mode). In the EXTCLKQUAD mode, the counter is updated only on the posedge of S0IN input. However, in the OVSQUAD1X mode, the counter is updated on the posedge of S0IN when counting up and on the negedge of S0IN when counting down.

Table 16.2. PCNT OVSQUAD 1X, 2X and 4X Mode Counter Control Function

Direction	Previou	ıs State	Next :	State	OVSQUAD MODE					
	S1IN	SOIN	S1IN	SOIN	1X	2X	4X			
	0	0	0	1	+1	+1	+1			
Clockwise	0	1	1	1			+1			
Ciockwise	1	1	1	0		+1	+1			
	1	0	0	0			+1			
	1	0	1	1		-1	-1			
Counter Clock-	1	1	0	1			-1			
wise	0	1	0	0	-1	-1	-1			
	0	0	1	0			-1			

Figure 16.3 PCNT State Transitions for Different Oversampling Quadrature Decoder Modes on page 453 illustrates the different states of the quadrature input and the state transitions that updates the counter for the different modes. Each cycle of the input states results in 1 update, 2 updates and 4 updates of the counter for OVSQUAD1X, OVSQUAD2X and OVSQUAD4X modes respectively.




Figure 16.3. PCNT State Transitions for Different Oversampling Quadrature Decoder Modes

The counter direction can be read from the DIR bit in PCNTn_STATUS register. Additionally, the DIRCNG interrupt in the PCNTn_IF is generated when the direction change is detected. When a change is detected, the DIR bit in the PCNTn_STATUS register must be read to determine the new direction.

In the oversampling quadrature decoder modes, the maximum input toggle frequency supported is 8KHz. For frequencies of 8KHz and higher, incorrect decoding occurs. The different decoding modes and the counter updates are further illustrated by Figure 16.4 PCNT Oversampling Quadrature Decoder 1X Mode on page 453, Figure 16.5 PCNT Oversampling Quadrature Decoder 2X Mode on page 454 and Figure 16.6 PCNT Oversampling Quadrature Decoder 4X Mode on page 454.




Figure 16.4. PCNT Oversampling Quadrature Decoder 1X Mode




Figure 16.5. PCNT Oversampling Quadrature Decoder 2X Mode




Figure 16.6. PCNT Oversampling Quadrature Decoder 4X Mode

The above modes, by default are prone to flutter effects in the inputs PCNTn_S0IN and PCNTn_S1IN. When this occurs, the counter changes directions rapidly causing DIRCNG interrupts and unnecessarily waking the core. To prevent this, set FLUTTERRM in PCNTn_OVSCFG register. When enabled, flutter is removed, thus preventing unnecessary wakeup of the core. The flutter removal logic works by preventing update of the counter value if the wheel keeps changing direction as a result of flutter. The counter is only updated if the current and previous state transition of the rotation are in the same direction. These state transitions are quadrature decoder mode specific. The highlighted state transitions in Figure 16.3 PCNT State Transitions for Different Oversampling Quadrature Decoder Modes on page 453 are the ones considered for the different quadrature decoder modes. Figure 16.7 PCNT Oversampling Quadrature Decoder with Flutter Removal on page 454 shows how the counter is updated for the different quadrature decoder modes with flutter removal FLUTTERRM enabled in PCNTn OVSCFG.




Figure 16.7. PCNT Oversampling Quadrature Decoder with Flutter Removal

16.3.2 Hysteresis

By default the pulse counter wraps to 0 when passing the configured top value, and wraps to the top value when counting down from 0. On these events, a system will likely want to wake up to store and track the overflow count. This is fine if the pulse counter is tracking a monotonic value or a value that does not change directions frequently. In the latter scenario, if the counter changes directions around the overflow/underflow point, the system will have to wake up frequently to keep track of the rotations, resulting in higher current consumption.

To solve this, the pulse counter has a way of introducing hysteresis to the counter. When HYST in PCNTn_CTRL is set, the pulse counter will always wrap to TOP/2 on underflows and overflows. This takes the counter away from the area where it might overflow or underflow, removing the problem. Figure 16.8 PCNT Hysteresis behavior of Counter on page 455 illustrates the hysteresis behavior.




Figure 16.8. PCNT Hysteresis behavior of Counter

Given a starting value of 0 for the counter, the absolute count value when hysteresis is enabled can be calculated with the equations Figure 16.9 Absolute Position With Hysteresis and Even TOP Value on page 455 or Figure 16.10 Absolute Position With Hysteresis and Odd TOP Value on page 455, depending on whether the TOP value is even or odd.

$$CNT_{abs} = CNT - UF_{CNT} x (TOP/2+1) + OF_{CNT} x (TOP/2+1)$$

Figure 16.9. Absolute Position With Hysteresis and Even TOP Value

$$CNT_{abs} = CNT - UF_{CNT} x (TOP/2+1) + OF_{CNT} x (TOP/2+2)$$

Figure 16.10. Absolute Position With Hysteresis and Odd TOP Value

16.3.3 Auxiliary Counter

To be able to keep explicit track of counting in one direction in addition to the regular counter which counts both up and down, the auxiliary counter can be used. The pulse counter can, for instance, be configured to keep track of the absolute rotation of the wheel, while at the same time the auxiliary counter can keep track of how much the wheel has reversed.

The auxiliary counter is enabled by configuring AUXCNTEV in PCNTn_CTRL. It will always count up, but it can be configured whether it should count up on up-events, down-events or both, keeping track of rotation either way or general movement. The value of the auxiliary counter can be read from the PCNTn_AUXCNT register.

Overflows on the auxiliary counter happen when the auxiliary counter passes the top value of the pulse counter, configured in PCNTn_TOP. In that event, the AUXOF interrupt flag is set, and the auxiliary counter wraps to 0.

As the auxiliary counter, the main counter can be configured to count only on certain events. This is done through CNTEV in PCNTn_CTRL, and it is possible like for the auxiliary counter, to make the main counter count on only up and down events. The difference between the counters is that where the auxiliary counter will only count up, the main counter will count up or down depending on the direction of the count event.

16.3.4 Triggered Compare and Clear

The pulse counter features triggered compare and clear. When enabled, a configurable trigger will induce a comparison between the main counter, PCNTn_CNT, and the top value, PCNTn_TOP. After the comparison, the counter is cleared. The trigger for a compare and clear event is configured in the TCCMODE bit-field in PCNTn_CTRL. There are two options, LFA and PRS. If LFA is selected, the pulse counter will be compared with the top value, and cleared every 2^N LFA clock cycle (where N is the value of TCCPRESC in PCNTn_CTRL). If a PRS trigger is selected, the active PRS channel is configured in TCCPRSSEL in PCNTn_CTRL. The PRS input can be inverted by setting TCCPRSPOL, triggering the compare and clear on the negative edge of the PRS input. The PRS input can also be used as a gate for the pulse counter clock. This is enabled by setting PRSGATEEN in PCNTn_CTRL.

Note: When PRSGATEEN is set, the clock to the entire pulse counter will be gated by the PRS input, meaning that register writes will not take effect while the gated clock is inactive.

Comparison with PCNTn_TOP can be performed in three ways: range, greater than or equal, and less than or equal. TCCCOMP in PCNTn_CTRL configures comparison mode. Upon a compare match, the TCC interrupt is set, and the PRS output from the pulse counter is set. The PRS output will remain set until the next compare and clear event. Triggered compare and clear is intended for use when the pulse counter is configured to count up. In this mode, PCNTn_CNT will not wrap to 0 when hitting PCNTn_TOP, it will keep counting. In addition, the counter will not overflow, it will rather stop counting, just setting the overflow interrupt flag.

Figure 16.11 PCNT Triggered Compare and Clear on page 457 shows an overview of the control circuitry for triggered compare and clear. The control circuitry includes two positive edge detectors (PED) and glitch filters, used to generate clocks for the pulse counter. The two clock outputs are mutually exclusive: If both edge detectors receive a pulse at the same time, the output pulse from one of them will be postponed until the other edge detectors output pulse has completed.




Figure 16.11. PCNT Triggered Compare and Clear

Note: TCCMODE, TCCPRESC, PRSGATEEN, TCCPRSPOL, and TCCPRSSEL in PCNTn_CTRL should only be altered when RSTEN in PCNTn_CTRL is set.

16.3.5 Register Access

The counter-clock domain may be clocked externally. To update the counter-clock domain registers from software in this mode, 2-3 clock pulses on the external clock are needed to synchronize accesses to the externally clocked domain. Clock source switching is controlled from the registers in the CMU (11. CMU - Clock Management Unit).

When the RSTEN bit in the PCNTn_CTRL register is set, the PCNT clock domain is asynchronously held in reset. The reset is synchronously released two PCNT clock edges after the RSTEN bit in the PCNTn_CTRL register is cleared by software. This asynchronous reset restores the reset values in PCNTn_TOP, PCNTn_CNT and other control registers in the PCNT clock domain.

CNTRSTEN works in a similar manner as RSTEN, but only resetting the counter, CNT. Note that the counter is also reset by RSTEN.

AUXCNTRSTEN works in a similar manner as RSTEN, but only resetting the auxiliary counter, PCNTn_AUXCNT. Note that the auxiliary counter is also reset by RSTEN.

Since this module is a Low Energy Peripheral, and runs off a clock which is asynchronous to the HFCORECLK, special considerations must be taken when accessing registers. Refer to 4.3 Access to Low Energy Peripherals (Asynchronous Registers) for a description on how to perform register accesses to Low Energy Peripherals.

Note: PCNTn_TOP and PCNTn_CNT are read-only registers. When writing to PCNTn_TOPB, make sure that the counter value, PCNTn CNT, can not exceed the value written to PCNTn TOPB within two clock cycles.

16.3.6 Clock Sources

The pulse counter may be clocked from two possible clock sources: LFACLK or an external clock. The clock selection is configured by the PCNT0CLKSEL bit in the CMU_PCNTCTRL in the Clock Management Unit (CMU), 11. CMU - Clock Management Unit . The default clock source is the LFACLK.

This PCNT module may also use PCNTn_S0IN as an external clock to clock the counter (EXTCLKSINGLE mode) and to sample PCNTn_S1IN (EXTCLKQUAD mode). Setup, hold and max frequency constraints for PCNTn_S0IN and PCNTn_S1IN for these modes are specified in the device data sheet.

To use this module, the LE interface clock must be enabled in CMU_HFBUSCLKEN0, in addition to the module clock in CMU_PCNTCTRL.

Note: PCNT Clock Domain Reset, RSTEN, should be set when changing clock source for PCNT. If changing to an external clock source, the clock pin has to be enabled as input prior to de-asserting RSTEN. Changing clock source without asserting RSTEN results in undefined behaviour.

16.3.7 Input Filter

An optional pulse width filter is available in OVSSINGLE and OVSQUAD modes, when LFACLK is selected as a clock source for the Pulse Counter in CMU 11. CMU - Clock Management Unit . The filter is enabled by writing 1 to the FILT bit in the PCNTn_CTRL register. When enabled, the high and low periods of PCNTn_S0IN and PCNTn_S1IN must be stable for a programmable number of consecutive clock cycles before the edge is passed to the edge detector. The filter length should be programmed in FILTLEN field of the PCNTn OVSCFG register.

The filter length is given by Figure 16.12 PCNT Input Filter Length Equation on page 458:

Filter length = (FILTLEN + 5) LFACLK cycles

Figure 16.12. PCNT Input Filter Length Equation

The maximum filter length configured is 260 LFACLK cycles.

In EXTCLKSINGLE and EXTCLKQUAD mode, there is no digital pulse width filter available.

16.3.8 Edge Polarity

The edge polarity can be set by configuring the EDGE bit in the PCNTn_CTRL register. When this bit is cleared, the pulse counter counts positive edges of PCNTn_S0IN input. When this bit is set, the pulse counter counts negative edges in OVSSINGLE mode. Also, when the EDGE bit is set in the OVSSINGLE and EXTCLKSINGLE modes, the PCNTn_S1IN input is inverted. In OVSQUAD 1X-4X modes the EDGE bit inverts both inputs.

Note: The EDGE bit in PCNTn_CTRL has no effect in EXTCLKQUAD mode.

16.3.9 PRS and PCNTn_S0IN,PCNTn_S1IN Inputs

It is possible to receive input from PRS on both PCNTn_S0IN (or PCNTn_S1IN) by setting S0PRSEN (or S1PRSEN) in PCNTn_INPUT. The PRS channel used can be selected using S0PRSSEL (or S1PRSSEL) in PCNTn_INPUT.

In the Oversampling quadrature decoder modes, the input frequency should be less than 8KHz to ensure correct functionality.

PCNT module generates three PRS outputs the TCC PRS output, the CNT OF/UF PRS output and the CNT DIR PRS output. The TCC PRS is generated on compare match of TCC event. The CNT OF/UF combined PRS is generated when the counter overflow or underflows. The CNT DIR PRS is a level PRS and indicates the current direction of count of counter CNT

Note: S0PRSEN,S1PRSEN,S0PRSSEL,S1PRSSEL should only be altered when RSTEN in PCNTn CTRL is set.

16.3.10 Interrupts

The interrupt generated by PCNT uses the PCNTn_INT interrupt vector. Software must read the PCNTn_IF register to determine which module interrupt that generated the vector invocation.

16.3.10.1 Underflow and Overflow Interrupts

The underflow interrupt flag (UF) is set when the counter counts down from 0. I.e. when the value of the counter is 0 and a new pulse is received. The PCNTn_CNT register is loaded with the PCNTn_TOP value after this event.

The overflow interrupt flag (OF) is set when the counter counts up from the PCNTn_TOP (reload) value. I.e. if PCNTn_CNT = PCNTn_TOP and a new pulse is received. The PCNTn_CNT register is loaded with the value 0 after this event.

16.3.10.2 Direction Change Interrupt

The PCNTn_PCNT module sets the DIRCNG interrupt flag (PCNTn_IF register) for EXTCLKQUAD and OVSQUAD1X-4X modes when the direction of the quadrature code changes. The behavior of this interrupt in the EXTCLKQUAD mode is illustrated by Figure 16.13 PCNT Direction Change Interrupt (DIRCNG) Generation on page 460.




Figure 16.13. PCNT Direction Change Interrupt (DIRCNG) Generation

16.3.11 Cascading Pulse Counters

When two or more Pulse Counters are available, it is possible to cascade them. For example two 16-bit Pulse Counters can be cascaded to form a 32-bit pulse counter. This can be done with the help of the CNT UF/OF PRS and CNT DIR PRS ouputs. The figure Figure 16.14 PCNT Cascading to two 16-bit PCNT to form a 32-bit PCNT on page 461 illustrates this structure.



Figure 16.14. PCNT Cascading to two 16-bit PCNT to form a 32-bit PCNT

For cascading of Pulse Counters to work, the PCNT1 according to the figure Figure 16.14 PCNT Cascading to two 16-bit PCNT to form a 32-bit PCNT on page 461 should be programmed in EXTCLKSINGLE mode and its S0IN and S1IN inputs should be configured to prs_ufof and prs_dir of PCNT0 respectively. In addition to this, a strict programming sequence needs to be followed to ensure both PCNTs are in sync with each other.

- Configure PCNT0 registers. eg. PCNT0_INPUT,PCNT0_CTRL,PCNT0_OVSCFG etc.
- · Wait for PCNT0 SYCNBUSY to be cleared to ensure the registers are synchronized to the asynchronous clock domain.
- Hold PCNT0 in sw reset by setting PCNT0_CTRL_RSTEN.
- Configure PCNT1_CTRL to EXTCLKSINLE mode with S1CDIR and CNTDIR bit set. Configure INPUT to accept "prs_ufof" and
 "prs_dir" of PCNT0 on S0IN and S1IN respectively.
- Wait for PCNTn_SYCNBUSY to be cleared to ensure the registers are synchronized to the asynchronous clock domain. Use three PRS_SWPULSE on the S0IN prs channel to ensure this synchronization.
- Hold PCNT1 in sw reset by setting PCNT1 CTRL RSTEN.
- Clear PCNT1 CTRL RSTEN and synchronize it by asserting two PRS SWPULSE on the S0IN input.
- Finally clear PCNT0_CTRL_RSTEN and start counting.

Note: When RSTEN in PCNTn_CTRL is set, the TOP value in the Pulse Counter gets cleared. Therefore, in order to update the TOP value while RSTEN is set, assert TOPBHFEN bit in PCNTn_CTRL. This will update the TOP value with the TOPB value even without having to synchronize the TOPB value. This only works if TOPBHFEN and TOPB are configured while RSTEN in PCNTn_CTRL is set.

16.4 Register Map

The offset register address is relative to the registers base address.

Offset	Name	Туре	Description					
0x000	PCNTn_CTRL	RW	Control Register					
0x004	PCNTn_CMD	W1	Command Register					
0x008	PCNTn_STATUS	R	Status Register					
0x00C	PCNTn_CNT	R	Counter Value Register					
0x010	PCNTn_TOP	R	Top Value Register					
0x014	PCNTn_TOPB	RW	Top Value Buffer Register					
0x018	PCNTn_IF	R	Interrupt Flag Register					
0x01C	PCNTn_IFS	W1	Interrupt Flag Set Register					
0x020	PCNTn_IFC	(R)W1	Interrupt Flag Clear Register					
0x024	PCNTn_IEN	RW	Interrupt Enable Register					
0x02C	PCNTn_ROUTELOC0	RW	I/O Routing Location Register					
0x040	PCNTn_FREEZE	RW	Freeze Register					
0x044	PCNTn_SYNCBUSY	R	Synchronization Busy Register					
0x064	PCNTn_AUXCNT	R	Auxiliary Counter Value Register					
0x068	PCNTn_INPUT	RW	PCNT Input Register					
0x06C	PCNTn_OVSCFG	RW	Oversampling Config Register					

16.5 Register Description

16.5.1 PCNTn_CTRL - Control Register (Async Reg)

For more information about asynchronous registers see 4.3 Access to Low Energy Peripherals (Asynchronous Registers).

			_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_		_	_	_	_	_	_	_	_	_	_
Offset															Bi	it Po	siti	on														
0x000	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	9	5	4	3	2	_	0
Reset	0			2	OXO	•	0	0	2	040		2	2		2	e e	0	0	,	e N	2	2	0	0	0	0	0	0	0		0x0	
Access	R			ۇ م	<u>}</u>		R W	RW	Š	2		<u> </u>	<u> </u>		٥	<u>}</u>	R M	₽	2	≩	2	2	RW	S.	R M	R W	R ≪	RW	R M		₩	
Name	TOPBHFSEL			11000000	ICCPRSSEL		TCCPRSPOL	PRSGATEEN	TCCCOMP			TCPBESC	200				EDGE	CNTDIR	XI E	AUXCNIEV	CNTEV		S1CDIR	HYST	DEBUGHALT	AUXCNTRSTEN	CNTRSTEN	RSTEN	FILT		MODE	
Bit	Na	me					Re	set			Ac	cess	s I	Des	crip	tion	l															

			1 1												
Bit	Name	Reset	Access	Description											
31	TOPBHFSEL	0	RW	TOPB High Frequency Value Select											
	Apply High frequer	cy value of TOPE	to TOP req	gister. Should be used only when RSTEN in PCNTn_CTRL is set											
30	Reserved	To ensure co	mpatibility (with future devices, always write bits to 0. More information in 1.2 Conven-											
29:26	TCCPRSSEL	0x0	0x0 RW TCC PRS Channel Select												
	Select PRS channe	Select PRS channel used as compare and clear trigger.													
	Value	Mode		Description											
	0	PRSCH0		PRS Channel 0 selected.											
	1	PRSCH1		PRS Channel 1 selected.											
	2	PRSCH2		PRS Channel 2 selected.											
	3	PRSCH3		PRS Channel 3 selected.											
	4	PRSCH4		PRS Channel 4 selected.											
	5	PRSCH5		PRS Channel 5 selected.											
	6	PRSCH6		PRS Channel 6 selected.											
	7	PRSCH7		PRS Channel 7 selected.											
	8	PRSCH8		PRS Channel 8 selected.											
	9	PRSCH9		PRS Channel 9 selected.											
	10	PRSCH10		PRS Channel 10 selected.											
	11	PRSCH11		PRS Channel 11 selected.											
25	TCCPRSPOL 0 RW TCC PRS Polarity Select														
	Configure which ed	lge on the PRS in	put is used	to trigger a compare and clear event											
	Value	Mode		Description											
	0	RISING		Rising edge on PRS trigger compare and clear event.											
	1	FALLING		Falling edge on PRS trigger compare and clear event.											

Bit	Name	Reset	Access	Description							
24	PRSGATEEN	0	RW	PRS Gate Enable							
	When set, the clock i	nput to the pulse	e counter w	rill be gated when the selected PRS input is the inverse of TCCPRSPOL.							
23:22	TCCCOMP	0x0	RW	Triggered Compare and Clear Compare Mode							
	Selects the mode for	comparison upo	on a compa	re and clear event.							
	Value	Mode		Description							
	0	LTOE		Compare match if PCNT_CNT is less than, or equal to PCNT_TOP.							
	1	GTOE		Compare match if PCNT_CNT is greater than or equal to PCNT_TOP.							
	2	RANGE		Compare match if PCNT_CNT is less than, or equal to PCNT_TOP[15:8]], and greater than, or equal to PCNT_TOP[7:0].							
21	Reserved	To ensure contions	To ensure compatibility with future devices, always write bits to 0. More information in 1 tions								
20:19	TCCPRESC	0x0	RW	Set the LFA Prescaler for Triggered Compare and Clear							
	Selects the prescale	value for LFA c	ompare an	d clear events							
	Value	Mode		Description							
	0	DIV1		Compare and clear event each LFA cycle.							
	1	DIV2		Compare and clear performed on every other LFA cycle.							
	2	DIV4		Compare and clear performed on every 4th LFA cycle.							
	3	DIV8		Compare and clear performed on every 8th LFA cycle.							
18	Reserved	To ensure contions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven							
17:16	TCCMODE	0x0	RW	Sets the Mode for Triggered Compare and Clear							
	Selects whether com	pare and clear s	should be tr	iggered on each LFA clock, or from PRS							
	Value	Mode		Description							
	0	DISABLED		Triggered compare and clear not enabled.							
	1	LFA		Compare and clear performed on each (optionally prescaled) LFA clock cycle.							
	2	PRS		Compare and clear performed on positive PRS edges.							
15	EDGE	0	RW	Edge Select							
				This bit should be written when PCNT is in DISABLE mode, otherwise the DVSSINGLE, EXTCLKSINGLE and OVSQUAD1X-4X modes.							
	Value	Mode		Description							
	0	POS		Positive edges on the PCNTn_S0IN inputs are counted in OVSSINGLE mode. Does not invert PCNTn_S1IN input in OVSSINGLE and EXTCLKSINGLE modes							
	1	NEG		Negative edges on the PCNTn_S0IN inputs are counted in OVSSIN-GLE mode. Inverts the PCNTn_S1IN input in OVSSINGLE and EXTCLKSINGLE modes							

Bit	Name	Reset	Access	Description
14	CNTDIR	0	RW	Non-Quadrature Mode Counter Direction Control
	The direction of the TCLKQUAD mode a			DVSSINGLE and EXTCLKSINGLE modes. This bit is ignored in EXally detected.
	Value	Mode		Description
	0	UP		Up counter mode.
	1	DOWN		Down counter mode.
13:12	AUXCNTEV	0x0	RW	Controls When the Auxiliary Counter Counts
	Selects whether the	auxiliary counter	responds t	to up-count events, down-count events or both
	Value	Mode		Description
	0	NONE		Never counts.
	1	UP		Counts up on up-count events.
	2	DOWN		Counts up on down-count events.
	3	ВОТН		Counts up on both up-count and down-count events.
11:10	CNTEV	0x0	RW	Controls When the Counter Counts
	Selects whether the	regular counter r	esponds to	up-count events, down-count events or both
	Value	Mode		Description
	0	вотн		Counts up on up-count and down on down-count events.
	1	UP		Only counts up on up-count events.
	2	DOWN		Only counts down on down-count events.
	3	NONE		Never counts.
9	S1CDIR	0	RW	Count Direction Determined By S1
				VSSINGLE or EXTCLKSINGLE modes. When S1 is high, the count direct e count direction is the opposite
8	HYST	0	RW	Enable Hysteresis
	When hysteresis is	enabled, the PCN	IT will alwa	ys overflow and underflow to TOP/2.
7	DEBUGHALT	0	RW	Debug Mode Halt Enable
	Set to halt the PCN ⁻ TCLKQUAD modes			SSINGLE and OVSQUAD modes. When in EXTCLKSINGLE or EXthe Pulse Counter.
	Value			Description
	0			PCNT is running in debug mode.
	1			PCNT is frozen in debug mode.
6	AUXCNTRSTEN	0	RW	Enable AUXCNT Reset
		ges after this bit is	cleared. If	sly held in reset when this bit is set. The reset is synchronously released f an external clock is used, the reset should be performed by setting and bit.

Bit	Name	Reset	Access	Description
5			RW	Enable CNT Reset
	edges after this b	oit is cleared. If a	in external clo	et when this bit is set. The reset is synchronously released two PCNT clock ock is used, the reset should be performed by setting and clearing the bit clears the counter to its reset value
4	RSTEN	0	RW	Enable PCNT Clock Domain Reset
		this bit is cleared	d. If an extern	in reset when this bit is set. The reset is synchronously released two PCNT all clock is used, the reset should be performed by setting and clearing the
3	FILT	0	RW	Enable Digital Pulse Width Filter
	The filter passes over OVSSINGLE, OVS			e at least (FILTLEN+5) clock cycles wide. This filter is only available in
2:0	MODE	0x0	RW	Mode Select
	Selects the mode	of operation. The	e correspondi	ng clock source must be selected from the CMU.
	Value	Mode		Description
	0	DISABLE		The module is disabled.
	1	OVSSINGL	.E	Single input LFACLK oversampling mode (available in EM0-EM3).
	2			Externally cleaked single input sounter made (available in EMO EM2)
	3	EXTCLKSI	NGLE	Externally clocked single input counter mode (available in EM0-EM3).
	3	EXTCLKSI EXTCLKQI		Externally clocked quadrature decoder mode (available in EM0-EM3).
	4		JAD	
		EXTCLKQ	JAD 1X	Externally clocked quadrature decoder mode (available in EM0-EM3). LFACLK oversampling quadrature decoder 1X mode (available in EM0-

16.5.2 PCNTn_CMD - Command Register (Async Reg)

For more information about asynchronous registers see 4.3 Access to Low Energy Peripherals (Asynchronous Registers).

Offset	Bit Position		
0x004	30 30 30 29 30 20 20 20 20 20 20 20 20 20 20 20 20 20	_	0
Reset		0	0
Access		×	W
Name		LTOPBIM	LCNTIM

Bit	Name	Reset	Access	Description						
31:2	Reserved	To ensure contions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-						
1	LTOPBIM	0	W1	Load TOPB Immediately						
	This bit has no effect	since TOPB is n	ot buffered	I and it is loaded directly into TOP.						
0	LCNTIM	0	W1	Load CNT Immediately						
	Load PCNTn_TOP into PCNTn_CNT on the next counter clock cycle.									

16.5.3 PCNTn_STATUS - Status Register

Offset	Bit Position	
0x008	33 3 3 4 4 8 8 8 8 7 9 8 8 8 7 9 9 9 9 9 9 9 9 9 9	- 0
Reset		0
Access		~
Name		DIR

Bit	Name	Reset	Access	Description
31:1	Reserved	To ensure o	compatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
0	DIR	0	R	Current Counter Direction
	Current direction	n status of the cour	nter. This bit is	s valid in EXTCLKQUAD mode only.
	Value	Mode		Description
	0	UP		Up counter mode (clockwise in EXTCLKQUAD mode with the EDGE
				bit in PCNTn_CTRL set to 0).

16.5.4 PCNTn_CNT - Counter Value Register

Offset															Bi	t Po	Position															
0x00C	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	5	4	3	2	1	0
Reset													0000x0																			
Access																								۵	_							
Name																								F	5							

Bit	Name	Reset	Access	Description
31:16	Reserved	To ensure contions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
15:0	CNT	0x0000	R	Counter Value
	Gives read access to	the counter.		

16.5.5 PCNTn_TOP - Top Value Register

Offset														Bi	t Po	Position													
0x010	31	33 30 37 37 39 39 39 39 39 39 39 39 39 39 39 39 39												_	0														
Reset												•	0×00FF																
Access																							۵	۷					
Name																							TO D	5					

Bit	Name	Reset	Access	Description					
31:16	Reserved	To ensure contions	npatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-					
15:0	TOP	0x00FF	R	Counter Top Value					
		counting down, this value is reloaded into PCNTn_CNT when counting past 0. When counting up, 0 is written to t n_CNT register when counting past this value.							

16.5.6 PCNTn_TOPB - Top Value Buffer Register (Async Reg)

For more information about asynchronous registers see 4.3 Access to Low Energy Peripherals (Asynchronous Registers).

Offset															Bi	t Po	sitio	on														
0x014	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	œ	7	9	5	4	က	2	_	0
Reset			1		1		•		•	·		1		1					ı					1100×0	10000		1			•		
Access																								2	2							
Name																								AGOT	1 2 2							

Bit	Name	Reset	Access	Description
31:16	Reserved	To ensure cor tions	mpatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
15:0	ТОРВ	0x00FF	RW	Counter Top Buffer
	Loaded automatically	to TOP when w	ritten.	

16.5.7 PCNTn_IF - Interrupt Flag Register

Offset															Bi	t Po	siti	on														
0x018	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	œ	7	9	2	4	က	7	_	0
Reset					'							•	•				•						•	'	•	'	0	0	0	0	0	0
Access																											22	œ	œ	<u>~</u>	œ	2
Name																											STERR		OF	SNG		
																											OOS	TCC	AUXO	DIR	OF	H.

Bit	Name	Reset	Access	Description
Dit	Name	Neset	Access	Description
31:6	Reserved	To ensure contions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
5	OQSTERR	0	R	Oversampling Quadrature State Error Interrupt
	Set in the Oversamp	oling Quadrature	Mode wher	n incorrect state transition occurs
4	TCC	0	R	Triggered Compare Interrupt Read Flag
	Set upon triggered of	ompare match		
3	AUXOF	0	R	Auxiliary Overflow Interrupt Read Flag
	Set when an Auxilia	ry CNT overflow	occurs	
2	DIRCNG	0	R	Direction Change Detect Interrupt Flag
	Set when the count	direction change	s. Set in EX	CTCLKQUAD mode only.
1	OF	0	R	Overflow Interrupt Read Flag
	Set when a CNT over	erflow occurs		
0	UF	0	R	Underflow Interrupt Read Flag
	Set when a CNT und	derflow occurs		

16.5.8 PCNTn_IFS - Interrupt Flag Set Register

														Bi	t Po	siti	on														
31	30	29	28	27	26	25	24	23	22	21	20	19	9	17	16	15	4	13	12	7	10	6	8	7	9	2	4	က	2	_	0
																										0	0	0	0	0	0
																										W	M	W	M1	M	W1
																										ERR		11	9		
																										OQSTI	200	4UXO		님	占
	31	30	30 30 23	30 30 38 30 30 30 30 30 30 30 30 30 30 30 30 30	31 30 29 28 27	31 30 29 27 27	31 30 29 27 27 26 26 26 25	31 30 28 27 27 27 28 27 27 28 27 27 28	31 30 30 30 31 32 34 25 25 25 23 30 30 30 30 30 30 30 30 30 30 30 30 30	31 30 22 23 24 25 27 28 27 28 28 29 27 28 28 28 29 29 20 20 20 20 20 20 20 20 20 20 20 20 20	30 30 30 22 24 25 25 27 27 28 28 29 20 20 20 20 20 20 20 20 20 20 20 20 20	31 30 22 23 24 25 26 27 28 29 20 20 20 20 20 20 20 20 20 20 20 20 20	31 30 30 22 24 25 25 27 27 20 20 20 21 20 21 20 21 20 21 21 21 22 23 24 25 26 27 27 28 28 28 28 28 28 28 28 28 28 28 28 28	31 30 22 23 24 25 27 27 28 29 29 20 20 21 21 21 22 23 24 26 27 27 28 28 29 29 20 20 20 20 20 20 20 20 20 20 20 20 20				Bit Position 8.									0 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	M M 0 5 W 10 P P P P P P P P P P P P P P P P P P	30 22 23 24 25 25 25 25 25 27 27 28 27 28 27 29 20 10 10 10 10 10 10 10 10 10 10 10 10 10	M M M 0 2 M M 1 0 2 M M 1 0 0 M M 1 0 0 M M 1 0 0 M M 1 0 0 M M 1 0 0 M M 1 0 0 M M 1 0 0 M M M 1 0 0 M M M M	M M M M M M M M M M M M M M M M M M M

Bit	Name	Reset	Access	Description
31:6	Reserved	To ensure con tions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
5	OQSTERR	0	W1	Set OQSTERR Interrupt Flag
	Write 1 to set the OQS	STERR interrupt	flag	
4	TCC	0	W1	Set TCC Interrupt Flag
	Write 1 to set the TCC	interrupt flag		
3	AUXOF	0	W1	Set AUXOF Interrupt Flag
	Write 1 to set the AUX	OF interrupt fla	g	
2	DIRCNG	0	W1	Set DIRCNG Interrupt Flag
	Write 1 to set the DIR	CNG interrupt fla	ag	
1	OF	0	W1	Set OF Interrupt Flag
	Write 1 to set the OF	interrupt flag		
0	UF	0	W1	Set UF Interrupt Flag
	Write 1 to set the UF i	interrupt flag		

16.5.9 PCNTn_IFC - Interrupt Flag Clear Register

Offset															Bi	t Po	siti	on														
0x020	31	30	29	28	27	26	25	24	23	22	21	20	19	9	17	16	15	4	13	12	7	10	6	8	7	9	2	4	က	2	_	0
Reset			•		'			1						•	'										'		0	0	0	0	0	0
Access																											(R)W1	(R)W1	(R)W1	(R)W1	(R)W1	(R)W1
Name																											OQSTERR	TCC	AUXOF	DIRCNG	OF	UF

Bit	Name	Reset	Access	Description
31:6	Reserved	To ensure co	ompatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
5	OQSTERR	0	(R)W1	Clear OQSTERR Interrupt Flag
	Write 1 to clear the flags (This feature			eading returns the value of the IF and clears the corresponding interrupt ASC.).
4	TCC	0	(R)W1	Clear TCC Interrupt Flag
	Write 1 to clear the feature must be er	•		returns the value of the IF and clears the corresponding interrupt flags (This
3	AUXOF	0	(R)W1	Clear AUXOF Interrupt Flag
	Write 1 to clear the (This feature must			ng returns the value of the IF and clears the corresponding interrupt flags .
2	DIRCNG	0	(R)W1	Clear DIRCNG Interrupt Flag
	Write 1 to clear the (This feature must			ding returns the value of the IF and clears the corresponding interrupt flags.
1	OF	0	(R)W1	Clear OF Interrupt Flag
	Write 1 to clear the feature must be er			eturns the value of the IF and clears the corresponding interrupt flags (This
0	UF	0	(R)W1	Clear UF Interrupt Flag
	Write 1 to clear the feature must be er		•	eturns the value of the IF and clears the corresponding interrupt flags (This

16.5.10 PCNTn_IEN - Interrupt Enable Register

Offset															Bi	t Po	siti	on														
0x024	31	30	29	28	27	26	25	24	23	22	21	20	19	8	17	16	15	4	13	12	7	10	6	8	7	9	2	4	က	7	_	0
Reset																											0	0	0	0	0	0
Access																											₩	₩	M	₹	RW	RW
																											ERR		ш	ð		
Name																											OQSTI	700	AUXO	DIRCN	OF	H.

Bit	Name	Reset	Access	Description
31:6	Reserved	To ensure contions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
5	OQSTERR	0	RW	OQSTERR Interrupt Enable
	Enable/disable the O	QSTERR interru	pt	
4	TCC	0	RW	TCC Interrupt Enable
	Enable/disable the TO	CC interrupt		
3	AUXOF	0	RW	AUXOF Interrupt Enable
	Enable/disable the AU	JXOF interrupt		
2	DIRCNG	0	RW	DIRCNG Interrupt Enable
	Enable/disable the DI	RCNG interrupt		
1	OF	0	RW	OF Interrupt Enable
	Enable/disable the Of	= interrupt		
0	UF	0	RW	UF Interrupt Enable
	Enable/disable the UF	interrupt		

16.5.11 PCNTn_ROUTELOC0 - I/O Routing Location Register

10.5.11	OI \ 111_		J. L	LUC	-	., C	, 1100		, - \	Jour	011	100	Jisto	•																	
Offset														В	it I	Pos	tion														
0x02C	33	29	28	27	56	25	24	23	22	21	20	19	18	17	6	5 4	5 4	13	5	7 =	9	0.	ω ω	7	9	2	4	က	7	_	0
Reset																					0x00							00X0			
Access																					 }							Z K			
																					္က							ဗ			
Name																					S1INLOC							SOINLOC			
D:4	Name						4			Α			Dan		741																
Bit 31:14	Name Reserv						eset	uro	001		ces		Des				00.0	WOV	60 1	writo	hito	to C	1.40	ro in	forn	notio	n in	12	Con	wor.	
						tic	ons	ure	CON								es, al	way	' S I	write	oits	<i>10</i> C	. IVIO	re III	iiorri	ialio	ori iri	1.2	JOH	ver	_
13:8	S1INL	ОС				0)	k00			RV	V		I/O	Loc	ati	ion															
	Define	s the	e loc	atio	n of	the	e PC	NT S	31I I	inp ا	ut p	in.																			
	Value					M	ode						Des	crip	tio	n															_
	0					L	OC0						Loca	atior	n C)															_
	1					L	OC1						Loca	atior	า 1	1															
	2					L	OC2						Loca	atior	า 2	2															
	3					L	OC3						Loca	atior	า 3	3															
	4					L	OC4						Loca	atior	า 4	1															
	5					L	OC5						Loca	atior	า 5	5															
	6					L	OC6						Loca	atior	า 6	3															
	7					L(OC7						Loca	atior	า 7	7															
	8					L(OC8						Loca	atior	า 8	3															
	9					L(OC9						Loca	atior	า 9)															
	10					L(OC10)					Loca	atior	า 1	10															
	11					L(OC11						Loca	atior	า 1	11															
	12					L	OC12	2					Loca	atior	า 1	12															
	13					L	OC13	3					Loca	atior	า 1	13															
	14					L	OC14						Loca	atior	า 1	14															
	15					L(OC15	5					Loca	atior	า 1	15															
	16					L(OC16	6					Loca	atior	า 1	16															
	17					L(OC17	7					Loca	atior	า 1	17															
	18					L	OC18	3					Loca	atior	า 1	18															
	19					L	OC19)					Loca	atior	า 1	19															
	20	LOC20												atior	า 2	20															
	21					L	OC21						Loca	atior	า 2	21															
	22					L	OC22	2					Loca	atior	า 2	22															

Bit	Name	Reset Acc	ess Description
	23	LOC23	Location 23
	24	LOC24	Location 24
	25	LOC25	Location 25
	26	LOC26	Location 26
	27	LOC27	Location 27
	28	LOC28	Location 28
	29	LOC29	Location 29
	30	LOC30	Location 30
	31	LOC31	Location 31
7:6	Reserved	To ensure compatib	pility with future devices, always write bits to 0. More information in 1.2 Conven-
5:0	SOINLOC	0x00 RW	I/O Location
	Defines the loca	tion of the PCNT S0IN inpu	ıt pin.
	Value	Mode	Description
	0	LOC0	Location 0
	1	LOC1	Location 1
	2	LOC2	Location 2
	3	LOC3	Location 3
	4	LOC4	Location 4
	5	LOC5	Location 5
	6	LOC6	Location 6
	7	LOC7	Location 7
	8	LOC8	Location 8
	9	LOC9	Location 9
	10	LOC10	Location 10
	11	LOC11	Location 11
	12	LOC12	Location 12
	13	LOC13	Location 13
	14	LOC14	Location 14
	15	LOC15	Location 15
	16	LOC16	Location 16
	17	LOC17	Location 17
	18	LOC18	Location 18
	19	LOC19	Location 19
	20	LOC20	Location 20
	21	LOC21	Location 21
	22	LOC22	Location 22

Bit	Name	Reset	Access	Description
	23	LOC23		Location 23
	24	LOC24		Location 24
	25	LOC25		Location 25
	26	LOC26		Location 26
	27	LOC27		Location 27
	28	LOC28		Location 28
	29	LOC29		Location 29
	30	LOC30		Location 30
	31	LOC31		Location 31

16.5.12 PCNTn_FREEZE - Freeze Register

Offset															Ві	it Po	siti	on														
0x040	31	39	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	5	4	က	2	_	0
Reset		•		•		•				•	•		•	•		•				•	•		•	•			•	•				0
Access																																RW
Name																																REGFREEZE

Bit	Name	Reset	Access	Description
31:1	Reserved	To ensure o	ompatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
0	REGFREEZE	0	RW	Register Update Freeze
	When set, the updaters simultaneously		clock domair	n is postponed until this bit is cleared. Use this bit to update several regis-
	Value	Mode		Description

Value	Mode	Description
0	UPDATE	Each write access to a PCNT register is updated into the Low Frequency domain as soon as possible.
1	FREEZE	The PCNT clock domain is not updated with the new written value.

16.5.13 PCNTn_SYNCBUSY - Synchronization Busy Register

Offset															Ві	t Po	siti	on														
0x044	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	တ	8	7	9	5	4	က	2	_	0
Reset				•		•	•		•		•		•							•					•				0	0	0	0
Access																													œ	œ	22	2
Name																													OVSCFG	TOPB	CMD	CTRL

Bit	Name	Reset	Access	Description
31:4	Reserved	To ensure cor tions	npatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
3	OVSCFG	0	R	OVSCFG Register Busy
	Set when the value w	ritten to OVSCF	G is being	synchronized.
2	ТОРВ	0	R	TOPB Register Busy
	Set when the value w	ritten to TOPB i	s being syr	nchronized.
1	CMD	0	R	CMD Register Busy
	Set when the value w	ritten to CMD is	being synd	chronized.
0	CTRL	0	R	CTRL Register Busy
	Set when the value w	ritten to CTRL is	s being syn	nchronized.

16.5.14 PCNTn_AUXCNT - Auxiliary Counter Value Register

Offset	Bit Position	1
0x064	33 34 35 36 37 38 39 30 40 41 42 43 44 45 46 47 48 49 40 40 40 40 40 40 40 40 40 40 40 41 42 43 44 45 46 47 48 49 40 40 40 40 40 40 40 40 40 40 40 41 42 43 44 45 46 47 48 49 40 40 40 40 40 40 40 40 <th>0 - 1 2 3 4 5 0 8 7 9 9 5 7 5 7 5 7 5 7 5 7 5 7 5 7 5 7 5</th>	0 - 1 2 3 4 5 0 8 7 9 9 5 7 5 7 5 7 5 7 5 7 5 7 5 7 5 7 5
Reset		0000×0
Access		<u>~</u>
Name		AUXCNT

Bit	Name	Reset	Access	Description
31:16	Reserved	To ensure contions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
15:0	AUXCNT	0x0000	R	Auxiliary Counter Value
	Gives read access to	the auxiliary co	unter.	

16.5.15 PCNTn_INPUT - PCNT Input Register

10.5.15	rolatii_liar	01-10		iiiput i	egis	otei																					
Offset											Bi	it Po	siti	on													
0x068	30 30 29	28	26	25 24	23	22	21	20	19	18	17	16	15	4	13	12	11	10	6	∞	_	9	2	4	ω _c	1 ,	- 0
Reset																	0			ć	OXO		0			0×0	
Access																	RW			į	 }		§ S			X N	
																					1						
Name																	S1PRSEN				STPRSSEI		SOPRSEN			SOPRSSEL	
																	S			2	ν Σ		SO			SO	
Bit	Name			Reset			Ac	ces	s I	Des	crip	tion															
31:12	Reserved			To ens	ure	com	pati	bility	/ wit	th fu	ture	dev	ices	s, al	way	s wr	ite b	its to	o 0.	Мо	re in	forn	natic	n in	1.2 C	onv	ven-
11	S1PRSEN			0			RW	/	;	S1IN	N PF	RS E	nak	ole													
	When set,	the PRS	S ch	annel is	sele	ected	d as	inp	ut to	S1	IN.																
10	Reserved			To ens	sure	com	patii	bility	v wit	th fu	ture	dev	ices	s, al	way	s wr	ite b	its to	o 0.	Мо	re in	forn	natic	n in	1.2 C	onv	ven-
9:6	S1PRSSEI	L		0x0			RW	/	;	S1IN	N PF	RS C	har	nnel	Sel	ect											
	Select PRS	S chann	el as	s input to S1IN. Mode Description																							
	Value			Mode						Des	cript	ion															
	0			PRSC	H0					PRS	S Ch	ann	el 0	sele	ecte	d.											
	1			PRSC	H1					PRS	Ch	ann	el 1	sele	ecte	d.											
	2			PRSC	H2					PRS	Ch	ann	el 2	sele	ecte	d.											
	3			PRSC	НЗ					PRS	Ch	ann	el 3	sele	ecte	d.											
	4			PRSC	H4					PRS	Ch	ann	el 4	sele	ecte	d.											
	5			PRSC	H5					PRS	6 Ch	ann	el 5	sele	ecte	d.											
	6			PRSC	H6					PRS	Ch	ann	el 6	sele	ecte	d.											
	7			PRSC	H7					PRS	Ch	ann	el 7	sele	ecte	d.											
	8			PRSC	H8					PRS	Ch	ann	el 8	sele	ecte	d.											
	9			PRSC	H9					PRS	6 Ch	ann	el 9	sele	ecte	d.											
	10			PRSC	H10					PRS	Ch	ann	el 1	0 se	lect	ed.											
	11			PRSC	H11					PRS	S Ch	ann	el 1	1 se	lecte	ed.											
5	S0PRSEN			0			RW	/	,	SOIN	N PF	RS E	nak	ole													
	When set,	the PRS	S ch	annel is	sele	ected	d as	inp	ut to	S0	IN.																
4	Reserved			To ens	ure	com	pati	bility	v wit	th fu	ture	dev	ices	s, al	way	s wr	ite b	its to	o 0.	Мо	re in	forn	natic	n in	1.2 C	onv	ven-
3:0	S0PRSSEI	L		0x0			RW	/		SOIN	N PF	RS C	har	nnel	Sel	ect											
	Select PRS	S chann	el as	s input t	o SC	IN.																					
	Value			Mode						Des	cript	ion															

0 PRSCH0 PRS Channel 0 selected. 1 PRSCH1 PRS Channel 1 selected. 2 PRSCH2 PRS Channel 2 selected. 3 PRSCH3 PRS Channel 3 selected. 4 PRSCH4 PRS Channel 4 selected. 5 PRSCH5 PRS Channel 5 selected. 6 PRSCH6 PRS Channel 6 selected. 7 PRSCH7 PRS Channel 7 selected. 8 PRSCH8 PRS Channel 8 selected. 9 PRSCH9 PRS Channel 9 selected. 10 PRSCH10 PRS Channel 10 selected.	Bit	Name	Reset	Access	Description
PRSCH2 PRS Channel 2 selected. PRSCH3 PRS Channel 3 selected. PRSCH4 PRS Channel 4 selected. PRSCH5 PRS Channel 5 selected. PRSCH6 PRS Channel 6 selected. PRSCH7 PRS Channel 7 selected. PRSCH8 PRS Channel 8 selected. PRSCH8 PRS Channel 9 selected.		0	PRSCH0		PRS Channel 0 selected.
PRSCH3 PRS Channel 3 selected. PRSCH4 PRS Channel 4 selected. PRSCH5 PRS Channel 5 selected. PRSCH6 PRS Channel 6 selected. PRSCH6 PRS Channel 7 selected. PRSCH7 PRS Channel 7 selected. PRSCH8 PRS Channel 8 selected. PRSCH9 PRS Channel 9 selected.		1	PRSCH1		PRS Channel 1 selected.
PRSCH4 PRS Channel 4 selected. PRSCH5 PRS Channel 5 selected. PRSCH6 PRS Channel 6 selected. PRSCH7 PRS Channel 7 selected. PRSCH7 PRS Channel 8 selected. PRSCH8 PRS Channel 8 selected. PRSCH9 PRS Channel 9 selected.		2	PRSCH2		PRS Channel 2 selected.
5 PRSCH5 PRS Channel 5 selected. 6 PRSCH6 PRS Channel 6 selected. 7 PRSCH7 PRS Channel 7 selected. 8 PRSCH8 PRS Channel 8 selected. 9 PRSCH9 PRS Channel 9 selected.		3	PRSCH3		PRS Channel 3 selected.
6 PRSCH6 PRS Channel 6 selected. 7 PRSCH7 PRS Channel 7 selected. 8 PRSCH8 PRS Channel 8 selected. 9 PRSCH9 PRS Channel 9 selected.		4	PRSCH4		PRS Channel 4 selected.
7 PRSCH7 PRS Channel 7 selected. 8 PRSCH8 PRS Channel 8 selected. 9 PRSCH9 PRS Channel 9 selected.		5	PRSCH5		PRS Channel 5 selected.
8 PRSCH8 PRS Channel 8 selected. 9 PRSCH9 PRS Channel 9 selected.		6	PRSCH6		PRS Channel 6 selected.
9 PRSCH9 PRS Channel 9 selected.		7	PRSCH7		PRS Channel 7 selected.
		8	PRSCH8		PRS Channel 8 selected.
10 PRSCH10 PRS Channel 10 selected.		9	PRSCH9		PRS Channel 9 selected.
		10	PRSCH10		PRS Channel 10 selected.
11 PRSCH11 PRS Channel 11 selected.		11	PRSCH11		PRS Channel 11 selected.

16.5.16 PCNTn_OVSCFG - Oversampling Config Register (Async Reg)


For more information about asynchronous registers see 4.3 Access to Low Energy Peripherals (Asynchronous Registers).

Offset															Bi	t Po	siti	on														
0x06C	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	∞	7	9	2	4	က	2	_	0
Reset		•		•				•				•	•	•	•	•	•	•		0				•				0	0000			
Access																				8								i	≩ Y			
Name																				FLUTTERRM									PIL EN			

Bit	Name	Reset	Access	Description
31:13	Reserved	To ensure contions	npatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
12	FLUTTERRM	0	RW	Flutter Remove
	When set, removes flu	utter from Quad	decoder in	puts S0IN and S1IN. Available only in OVSQUAD1X-4X modes
11:8	Reserved	To ensure con tions	npatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
7:0	FILTLEN	0x00	RW	Configure Filter Length for Inputs S0IN and S1IN
	Used only in OVSING (FILTLEN + 5) LFACL		X-4X mod	es. To use this first enable FILT in PCNTn_CTRL register. Filter length =

17. I2C - Inter-Integrated Circuit Interface





Quick Facts

What?

The I²C interface allows communication on I²C-buses with the lowest energy consumption possible.

Why?

I²C is a popular serial bus that enables communication with a number of external devices using only two I/O pins.

How?

With the help of DMA, the I²C interface allows I²C communication with minimal CPU intervention. Address recognition is available in all energy modes (except EM4), allowing the MCU to wait for data on the I²C-bus with sub-µA current consumption.

17.1 Introduction

The I^2C module provides an interface between the MCU and a serial I^2C -bus. It is capable of acting as both a master and a slave and supports multi-master buses. Standard-mode, fast-mode and fast-mode plus speeds are supported, allowing transmission rates all the way from 10 kbit/s up to 1 Mbit/s. Slave arbitration and timeouts are also provided to allow implementation of an SMBus compliant system. The interface provided to software by the I^2C module allows precise control of the transmission process and highly automated transfers. Automatic recognition of slave addresses is provided in all energy modes (except EM4).

17.2 Features

- · True multi-master capability
- · Support for different bus speeds
 - Standard-mode (Sm) bit rate up to 100 kbit/s
 - · Fast-mode (Fm) bit rate up to 400 kbit/s
 - · Fast-mode Plus (Fm+) bit rate up to 1 Mbit/s
- · Arbitration for both master and slave (allows SMBus ARP)
- · Clock synchronization and clock stretching
- · Hardware address recognition
 - · 7-bit masked address
 - · General call address
 - Active in all energy modes (except EM4)
- · 10-bit address support
- · Error handling
 - · Clock low timeout
 - · Clock high timeout
 - · Arbitration lost
 - · Bus error detection
- Separate receive/ transmit 2-level buffers, with additional separate shift registers
- Full DMA support

17.3 Functional Description

An overview of the I2C module is shown in Figure 17.1 I2C Overview on page 480.




Figure 17.1. I2C Overview

17.3.1 I2C-Bus Overview

The I²C-bus uses two wires for communication; a serial data line (SDA) and a serial clock line (SCL) as shown in Figure 17.2 I2C-Bus Example on page 481. As a true multi-master bus it includes collision detection and arbitration to resolve situations where multiple masters transmit data at the same time without data loss.




Figure 17.2. I2C-Bus Example

Each device on the bus is addressable by a unique address, and an I²C master can address all the devices on the bus, including other masters.

Both the bus lines are open-drain. The maximum value of the pull-up resistor can be calculated as a function of the maximal rise-time **tr** for the given bus speed, and the estimated bus capacitance **Cb** as shown in Figure 17.3 I2C Pull-up Resistor Equation on page 481.

$$Rp(max) = t_r / (0.8473 \times Cb)$$

Figure 17.3. I2C Pull-up Resistor Equation

The maximal rise times for 100 kHz, 400 kHz and 1 MHz I²C are 1 µs, 300 ns and 120 ns respectively.

Note:

- · The GPIO drive strength can be used to control slew rate.
- If V_{dd} drops below the voltage on SCL and SDA lines, the MCU could become back powered and pull the SCL and SDA lines low.

17.3.1.1 START and STOP Conditions

START and STOP conditions are used to initiate and stop transactions on the I^2 C-bus. All transactions on the bus begin with a START condition (S) and end with a STOP condition (P). As shown in Figure 17.4 I2C START and STOP Conditions on page 482, a START condition is generated by pulling the SDA line low while SCL is high, and a STOP condition is generated by pulling the SDA line high while SCL is high.




Figure 17.4. I2C START and STOP Conditions

The START and STOP conditions are easily identifiable bus events as they are the only conditions on the bus where a transition is allowed on SDA while SCL is high. During the actual data transmission, SDA is only allowed to change while SCL is low, and must be stable while SCL is high. One bit is transferred per clock pulse on the I²C-bus as shown in Figure 17.5 I2C Bit Transfer on I²C-Bus on page 482.




Figure 17.5. I2C Bit Transfer on I²C-Bus

17.3.1.2 Bus Transfer

When a master wants to initiate a transfer on the bus, it waits until the bus is idle and transmits a START condition on the bus. The master then transmits the address of the slave it wishes to interact with and a single R/W bit telling whether it wishes to read from the slave (R/W bit set to 1) or write to the slave (R/W bit set to 0).

After the 7-bit address and the R/W bit, the master releases the bus, allowing the slave to acknowledge the request. During the next bit-period, the slave pulls SDA low (ACK) if it acknowledges the request, or keeps it high if it does not acknowledge it (NACK).

Following the address acknowledge, either the slave or master transmits data, depending on the value of the R/W bit. After every 8 bits (one byte) transmitted on the SDA line, the transmitter releases the line to allow the receiver to transmit an ACK or a NACK. Both the data and the address are transmitted with the most significant bit first.

The number of bytes in a bus transfer is unrestricted. The master ends the transmission after a (N)ACK by sending a STOP condition on the bus. After a STOP condition, any master wishing to initiate a transfer on the bus can try to gain control of it. If the current master wishes to make another transfer immediately after the current, it can start a new transfer directly by transmitting a repeated START condition (Sr) instead of a STOP followed by a START.

Examples of I²C transfers are shown in Figure 17.6 I2C Single Byte Write to Slave on page 483, Figure 17.7 I2C Double Byte Read from Slave on page 483, and Figure 17.8 I2C Single Byte Write, then Repeated Start and Single Byte Read on page 483. The identifiers used are:

- · ADDR Address
- · DATA Data
- · S Start bit
- · Sr Repeated start bit
- · P Stop bit
- W/R Read(1)/Write(0)
- A ACK
- N NACK



Figure 17.6. I2C Single Byte Write to Slave



Figure 17.7. I2C Double Byte Read from Slave



Figure 17.8. I2C Single Byte Write, then Repeated Start and Single Byte Read

17.3.1.3 Addresses

 I^2C supports both 7-bit and 10-bit addresses. When using 7-bit addresses, the first byte transmitted after the START-condition contains the address of the slave that the master wants to contact. In the 7-bit address space, several addresses are reserved. These addresses are summarized in Table 17.1 I2C Reserved I^2C Addresses on page 484, and include a General Call address which can be used to broadcast a message to all slaves on the I^2C -bus.

Table 17.1. I2C Reserved I²C Addresses

I ² C Address	R/W	Description
0000-000	0	General Call address
0000-000	1	START byte
0000-001	x	Reserved for the C-Bus format
0000-010	X	Reserved for a different bus format
0000-011	x	Reserved for future purposes
0000-1XX	x	Reserved for future purposes
1111-1XX	X	Reserved for future purposes
1111-0XX	X	10 Bit slave addressing mode

17.3.1.4 10-bit Addressing

To address a slave using a 10-bit address, two bytes are required to specify the address instead of one. The seven first bits of the first byte must then be 1111 0XX, where XX are the two most significant bits of the 10-bit address. As with 7-bit addresses, the eighth bit of the first byte determines whether the master wishes to read from or write to the slave. The second byte contains the eight least significant bits of the slave address.

When a slave receives a 10-bit address, it must acknowledge both the address bytes if they match the address of the slave.

When performing a master transmitter operation, the master transmits the two address bytes and then the remaining data, as shown in Figure 17.9 I2C Master Transmitter/Slave Receiver with 10-bit Address on page 484.




Figure 17.9. I2C Master Transmitter/Slave Receiver with 10-bit Address

When performing a master receiver operation however, the master first transmits the two address bytes in a master transmitter operation, then sends a repeated START followed by the first address byte and then receives data from the addressed slave. The slave addressed by the 10-bit address in the first two address bytes must remember that it was addressed, and respond with data if the address transmitted after the repeated start matches its own address. An example of this (with one byte transmitted) is shown in Figure 17.10 I2C Master Receiver/Slave Transmitter with 10-bit Address on page 484.




Figure 17.10. I2C Master Receiver/Slave Transmitter with 10-bit Address

17.3.1.5 Arbitration, Clock Synchronization, Clock Stretching

Arbitration and clock synchronization are features aimed at allowing multi-master buses. Arbitration occurs when two devices try to drive the bus at the same time. If one device drives it low, while the other drives it high, the one attempting to drive it high will not be able to do so due to the open-drain bus configuration. Both devices sample the bus, and the one that was unable to drive the bus in the desired direction detects the collision and backs off, letting the other device continue communication on the bus undisturbed.

Clock synchronization is a means of synchronizing the clock outputs from several masters driving the bus at once, and is a requirement for effective arbitration.

Slaves on the bus are allowed to force the clock output on the bus low in order to pause the communication on the bus and give themselves time to process data or perform any real-time tasks they might have. This is called clock stretching.

Arbitration is supported by the I²C module for both masters and slaves. Clock synchronization and clock stretching is also supported.

17.3.2 Enable and Reset

The I^2C is enabled by setting the EN bit in the I^2C is reset, terminating any ongoing transfers.

Note: When enabling the I²C, the ABORT command or the Bus Idle Timeout feature must be applied prior to use even if the BUSY flag is not set.

17.3.3 Safely Disabling and Changing Slave Configuration

The I²C slave is partially asynchronous, and some precautions are necessary to always ensure a safe slave disable or slave configuration change. These measures should be taken, if (while the slave is enabled) the user cannot guarantee that an address match will not occur at the exact time of slave disable or slave configuration change.

Worst case consequences for an address match while disabling slave or changing configuration is that the slave may end up in an undefined state. To reset the slave back to a known state, the EN bit in I2Cn_CTRL must be reset. This should be done regardless of whether the slave is going to be re-enabled or not.

17.3.4 Clock Generation

The SCL signal generated by the I²C master determines the maximum transmission rate on the bus. The clock is generated as a division of the peripheral clock, and is given by the following equation:

$$f_{SCL} = f_{HFPERCLK}/(((N_{low} + N_{high}) \times (DIV + 1)) + 8),$$

Figure 17.11. I2C Maximum Transmission Rate

 N_{low} and N_{high} in combination with the synchronization cycles (discussed below) specify the number of prescaled clock cycles in the low and high periods of the clock signal respectively. The worst case low and high periods of the signal are:

$$T_{high} \ge ((N_{high}) \times (DIV + 1) + 4)/f_{HFPERCLK},$$

$$T_{low} \ge (N_{low} \times (DIV + 1) + 4)/f_{HFPERCLK}.$$

Figure 17.12. I2C High and Low Cycles Equations

In worst case, T_{high} and T_{low} can be 1 $f_{HFPERCLK}$ cycle longer than the number found by above equations due to synchronization uncertainity (i.e., if the synchronization takes 3 $f_{HFPERCLK}$ cycles instead of 2). Similarly, in the worst case the number 8 in the denominator in f_{SCL} equation can be 9 (if the synchronization cycles were 3 instead of 2 in T_{high} or T_{low}) or 10 (if synchronization cycles were 3 in both T_{high} and T_{low}). The values of N_{low} and N_{high} and thus the ratio between the high and low parts of the clock signal is controlled by CLHR in the I2Cn_CTRL register.

Note: DIV must be set to 1 during slave mode operation.

17.3.5 Arbitration

Arbitration is enabled by default, but can be disabled by setting the ARBDIS bit in I2Cn_CTRL. When arbitration is enabled, the value on SDA is sensed every time the I²C module attempts to change its value. If the sensed value is different than the value the I²C module tried to output, it is interpreted as a simultaneous transmission by another device, and that the I²C module has lost arbitration.

Whenever arbitration is lost, the ARBLOST interrupt flag in $I2Cn_IF$ is set, any lines held are released, and the I^2C device goes idle. If an I^2C master loses arbitration during the transmission of an address, another master may be trying to address it. The master therefore receives the rest of the address, and if the address matches the slave address of the master, the master goes into either slave transmitter or slave receiver mode.

Note: Arbitration can be lost both when operating as a master and when operating as a slave.

17.3.6 Buffers

17.3.6.1 Transmit Buffer and Shift Register

The I²C transmitter has a 2-level FIFO transmit buffer and a transmit shift register as shown in Figure 17.1 I2C Overview on page 480. A byte is loaded into the transmit buffer by writing to I2Cn_TXDATA or 2 bytes can be loaded simultaneously in the transmit buffer by writing to I2Cn_TXDOUBLE. Figure 17.13 I2C Transmit Buffer Operation on page 486 shows the basics of the transmit buffer. When the transmit shift register is empty and ready for new data, the byte from the transmit buffer is then loaded into the shift register. The byte is then kept in the shift register until it is transmitted. When a byte has been transmitted, a new byte is loaded into the shift register (if available in the transmit buffer). If the transmit buffer is empty, then the shift register also remains empty. The TXC flag in I2Cn_STA-TUS and the TXC interrupt flags in I2Cn_IF are then set, signaling that the transmit shift register is out of data. TXC is cleared when new data becomes available, but the TXC interrupt flag must be cleared by software.




Figure 17.13. I2C Transmit Buffer Operation

The TXBL flags in the I2Cn_STATUS and I2Cn_IF are used to indicate the level of the transmit buffer. TXBIL in I2Cn_CTRL controls the level at which these flag bits are set. If TXBIL is cleared, the flags are set whenever the transmit buffer becomes empty (used when transmitting using I2Cn_TXDOUBLE). If TXBIL is set, the flags are set whenever the transmit buffer goes from full to half-empty or empty (used when transmitting with I2Cn_TXDATA). Both the TXBL status flag and the TXBL interrupt flag are cleared automatically when the condition becomes false.

If an attempt is made to write more bytes to the transmit buffer than the space available, the TXOF interrupt flag in I2Cn_IF is set, indicating the overflow. The data already in the buffer remains preserved, and no new data is written.

The transmit buffer and the transmit shift register can be cleared by setting command bit CLEARTX in I2Cn_CMD. This will prevent the I²C module from transmitting the data in the buffer and the shift register, and will make them available for new data. Any byte currently being transmitted will not be aborted. Transmission of this byte will be completed.

17.3.6.2 Receive Buffer and Shift Register

The I²C receiver uses a 2-level FIFO receive buffer and a receive shift register as shown in Figure 17.14 I2C Receive Buffer Operation on page 487. When a byte has been fully received by the receive shift register, it is loaded into the receive buffer if there is room for it, making the shift register empty to receive another byte. Otherwise, the byte waits in the shift register until space becomes available in the buffer.




Figure 17.14. I2C Receive Buffer Operation

When a byte becomes available in the receive buffer, the RXDATAV in I2Cn_STATUS and RXDATAV interrupt flag in I2Cn_IF are set. When the buffer becomes full, RXFULL in the I2Cn_STATUS and I2Cn_IF are set. The status flags RXDATAV and RXFULL are automatically cleared by hardware when their condition is no longer true. This also goes for the RXDATAV interrupt flag, but the RXFULL interrupt flag must be cleared by software. When the RXFULL flag is set, notifying that the buffer is full, space is still available in the receive shift register for one more byte.

The data can be fetched from the buffer in two ways. I2Cn_RXDATA gives access to the received byte (if two bytes are received then the one received first is fetched first). I2Cn_RXDOUBLE makes it possible to read the two received bytes simultaneously. If an attempt is made to read more bytes from the buffer than available, the RXUF interrupt flag in I2Cn_IF is set to signal the underflow, and the data read from the buffer is undefined.

When using I2Cn_RXDOUBLE to pick data, AUTOACK in I2Cn_CTRL should be set to 1. This ensures that an ACK is automatically sent out after the first byte is received so that the reception of the next byte can begin. In order to stop receiving data bytes, a NACK must be sent out through the I2Cn_CMD register.

I2Cn_RXDATAP and I2Cn_RXDOUBLEP can be used to read data from the receive buffer without removing it from the buffer. The RXUF interrupt flag in I2Cn_IF will never be set as a result of reading from I2Cn_RXDATAP and I2Cn_RXDOUBLEP, but the data read through I2Cn_RXDATAP when the receive buffer is empty is still undefined.

Once a transaction is complete (STOP sent or received), the receive buffer needs to be flushed (all received data must be read) before starting a new transaction.

17.3.7 Master Operation

A bus transaction is initiated by transmitting a START condition (S) on the bus. This is done by setting the START bit in I2Cn_CMD. The command schedules a START condition, and makes the I²C module generate a start condition whenever the bus becomes free.

The I²C-bus is considered busy whenever another device on the bus transmits a START condition. Until a STOP condition is detected, the bus is owned by the master issuing the START condition. The bus is considered free when a STOP condition is transmitted on the bus. After a STOP is detected, all masters that have data to transmit send a START condition and begin transmitting data. Arbitration ensures that collisions are avoided.

When the START condition has been transmitted, the master must transmit a slave address (ADDR) with an R/W bit on the bus. If this address is available in the transmit buffer, the master transmits it immediately, but if the buffer is empty, the master holds the I²C-bus while waiting for software to write the address to the transmit buffer.

After the address has been transmitted, a sequence of bytes can be read from or written to the slave, depending on the value of the R/W bit (bit 0 in the address byte). If the bit was cleared, the master has entered a master transmitter role, where it now transmits data to the slave. If the bit was set, it has entered a master receiver role, where it now should receive data from the slave. In either case, an unlimited number of bytes can be transferred in one direction during the transmission.

At the end of the transmission, the master either transmits a repeated START condition (Sr) if it wishes to continue with another transfer, or transmits a STOP condition (P) if it wishes to release the bus. When operating in the master mode, HFPERCLK frequency must be higher than 2 MHz for Standard-mode, 9 MHz for Fast-mode, and 20 MHz for Fast-mode Plus.

17.3.7.1 Master State Machine

The master state machine is shown in Figure 17.15 I2C Master State Machine on page 489. A master operation starts in the far left of the state machine, and follows the solid lines through the state machine, ending the operation or continuing with a new operation when arriving at the right side of the state machine.

Branches in the path through the state machine are the results of bus events and choices made by software, either directly or indirectly. The dotted lines show where I²C-specific interrupt flags are set along the path and the full-drawn circles show places where interaction may be required by software to let the transmission proceed.




Figure 17.15. I2C Master State Machine

17.3.7.2 Interactions

Whenever the I^2C module is waiting for interaction from software, it holds the bus clock SCL low, freezing all bus activities, and the BUSHOLD interrupt flag in I^2C module. This state can be read from the I^2C module. This state can be read from the I^2C module.

As an example, Table 17.3 I2C Master Transmitter on page 492 shows the different states the I²C goes through when operating as a Master Transmitter, i.e., a master that transmits data to a slave. As seen in the table, when a start condition has been transmitted, a requirement is that there is an address and an R/W bit in the transmit buffer. If the transmit buffer is empty, then the BUSHOLD interrupt flag is set, and the bus is held until data becomes available in the buffer. While waiting for the address, I2Cn_STATE has a value 0x57, which can be used to identify exactly what the I²C module is waiting for.

Note: The bus would never stop at state 0x57 if the address was available in the transmit buffer.

The different interactions used by the I^2C module are listed in Table 17.2 I2C Interactions in Prioritized Order on page 490 in a prioritized order. If the I^2C module is in such a state that multiple courses of action are possible, then the action chosen is the one that has the highest priority. For example, after sending out a START, if an address is present in the buffer and a STOP is also pending, then the I^2C will send out the STOP since it has the higher priority.

Table 17.2. I2C Interactions in Prioritized Order

Interaction	Priority	Software action	Automatically continues if
STOP*	1	Set the STOP command bit in I2Cn_CMD	PSTOP is set (STOP pending) in I2Cn_STATUS
ABORT	2	Set the ABORT command bit in I2Cn_CMD	Never, the transmission is aborted
CONT*	3	Set the CONT command bit in I2Cn_CMD	PCONT is set in I2Cn_STATUS (CONT pending)
NACK*	4	Set the NACK command bit in I2Cn_CMD	PNACK is set in I2Cn_STATUS (NACK pending)
ACK*	5	Set the ACK command bit in I2Cn_CMD	AUTOACK is set in I2Cn_CTRL or PACK is set in I2Cn_STATUS (ACK pending)
ADDR+W -> TXDATA	6	Write an address to the transmit buffer with the R/W bit set	Address is available in transmit buffer with R/W bit set
ADDR+R -> TXDATA	7	Write an address to the transmit buffer with the R/W bit cleared	Address is available in transmit buffer with R/W bit cleared
START*	8	Set the START command bit in I2Cn_CMD	PSTART is set in I2Cn_STATUS (START pending)
TXDATA/ TXDOUBLE	9	Write data to the transmit buffer	Data is available in transmit buffer
RXDATA/ RXDOUBLE	10	Read data from receive buffer	Space is available in receive buffer
None	11	No interaction is required	

The commands marked with a * in Table 17.2 I2C Interactions in Prioritized Order on page 490 can be issued before an interaction is required. When such a command is issued before it can be used/consumed by the I²C module, the command is set in a pending state, which can be read from the STATUS register. A pending START command can for instance be identified by PSTART having a high value.

Whenever the I²C module requires an interaction, it checks the pending commands. If one or a combination of these can fulfill an interaction, they are consumed by the module and the transmission continues without setting the BUSHOLD interrupt flag in I2Cn_IF to get an interaction from software. The pending status of a command goes low when it is consumed.

When several interactions are possible from a set of pending commands, the interaction with the highest priority, i.e., the interaction closest to the top of Table 17.2 I2C Interactions in Prioritized Order on page 490 is applied to the bus.

Pending commands can be cleared by setting the CLEARPC command bit in I2Cn_CMD.

17.3.7.3 Automatic ACK Interaction

When receiving addresses and data, an ACK command in I2Cn_CMD is normally required after each received byte. When AUTOACK is set in I2Cn_CTRL, an ACK is always pending, and the ACK-pending bit PACK in I2Cn_STATUS is thus always set, even after an ACK has been consumed. This is used when data is picked using I2Cn_RXDOUBLE and can also be used with I2Cn_RXDATA in order to reduce the amount of software interaction required during a transfer.

17.3.7.4 Reset State

After a reset, the state of the I^2C -bus is unknown. To avoid interrupting transfers on the I^2C -bus after a reset of the I^2C module or the entire MCU, the I^2C -bus is assumed to be busy when coming out of a reset, and the BUSY flag in I^2C -STATUS is thus set. To be able to carry through master operations on the I^2C -bus, the bus must be idle.

The bus goes idle when a STOP condition is detected on the bus, but on buses with little activity, the time before the I^2C module detects that the bus is idle can be significant. There are two ways of assuring that the I^2C module gets out of the busy state.

- Use the ABORT command in I2Cn_CMD. When the ABORT command is issued, the I²C module is instructed that the bus is idle. The I²C module can then initiate master operations.
- Use the Bus Idle Timeout. When SCL has been high for a long period of time, it is very likely that the bus is idle. Set BITO in I2Cn_CTRL to an appropriate timeout period and set GIBITO in I2Cn_CTRL. If activity has not been detected on the bus within the timeout period, the bus is then automatically assumed idle, and master operations can be initiated.

Note: If operating in slave mode, the above approach is not necessary.

17.3.7.5 Master Transmitter

To transmit data to a slave, the master must operate as a master transmitter. Table 17.3 I2C Master Transmitter on page 492 shows the states the I²C module goes through while acting as a master transmitter. Every state where an interaction is required has the possible interactions listed, along with the result of the interactions. The table also shows which interrupt flags are set in the different states. The interrupt flags enclosed in parenthesis may be set. If the BUSHOLD interrupt in I2Cn_IF is set, the module is waiting for an interaction, and the bus is frozen. The value of I2Cn_STATE will be equal to the values given in the table when the BUSHOLD interrupt flag is set, and can be used to determine which interaction is required to make the transmission continue.

The interrupt flag START in I2Cn IF is set when the I²C module transmits the START.

A master operation is started by issuing a START command by setting START in I2Cn_CMD. ADDR+W, i.e., the address of the slave + the R/W bit is then required by the I^2C module. If this is not available in the transmit buffer, then the bus is held and the BUSHOLD interrupt flag is set. The value of I2Cn_STATE will then be 0x57. As seen in the table, the I^2C module also stops in this state if the address is not available after a repeated start condition.

To continue, write a byte to I2Cn_TXDATA with the address of the slave in the 7 most significant bits and the least significant bit cleared (ADDR+W). This address will then be transmitted, and the slave will reply with an ACK or a NACK. If no slave replies to the address, the response will also be NACK. If the address was acknowledged, the master now has four choices. It can send data by placing it in I2Cn_TXDATA/ I2Cn_TXDOUBLE (the master should check the TXBL interrupt flag before writing to the transmit buffer), this data is then transmitted. The master can also stop the transmission by sending a STOP, it can send a repeated start by sending START, or it can send a STOP and then a START as soon as possible. If the master wishes to make another transfer immediately after the current, the preferred way is to start a new transfer directly by transmitting a repeated START instead of a STOP followed by a START. This is so because if a STOP is sent out, then any master wishing to initiate a transfer on the bus can try to gain control of it.

If a NACK was received, the master has to issue a CONT command in addition to providing data in order to continue transmission. This is not standard I²C, but is provided for flexibility. The rest of the options are similar to when an ACK was received.

If a new byte was transmitted, an ACK or NACK is received after the transmission of the byte, and the master has the same options as for when the address was sent.

The master may lose arbitration at any time during transmission. In this case, the ARBLOST interrupt flag in I2Cn_IF is set. If the arbitration was lost during the transfer of an address, and SLAVE in I2Cn_CTRL is set, the master then checks which address was transmitted. If it was the address of the master, then the master goes to slave mode.

After a master has transmitted a START and won any arbitration, it owns the bus until it transmits a STOP. After a STOP, the bus is released, and arbitration decides which bus master gains the bus next. The MSTOP interrupt flag in I2Cn_IF is set when a STOP condition is transmitted by the master.

Table 17.3. I2C Master Transmitter

I2Cn_STATE	Description	I2Cn_IF	Required in- teraction	Response
0x57	Start transmitted	START interrupt flag (BUSHOLD interrupt	ADDR+W -> TXDATA	ADDR+W will be sent
		flag)	STOP	STOP will be sent and bus released.
			STOP + START	STOP will be sent and bus released. Then a START will be sent when bus becomes idle.
0x57	Repeated start trans- mitted START interrupt flag (BUSHOLD interrupt flag)	(BUSHOLD interrupt flag)	ADDR+W -> TXDATA	ADDR+W will be sent
			STOP	STOP will be sent and bus released.
		STOP + START	STOP will be sent and bus released. Then a START will be sent when bus becomes idle.	
-	ADDR+W transmitted	TXBL interrupt flag (TXC interrupt flag)	None	

I2Cn_STATE	Description	I2Cn_IF	Required in- teraction	Response
0x97	ADDR+W transmitted,	ACK interrupt flag	TXDATA	DATA will be sent
	ACK received	(BUSHOLD interrupt flag)	STOP	STOP will be sent. Bus will be released
			START	Repeated start condition will be sent
			STOP + START	STOP will be sent and the bus released. Then a START will be sent when the bus becomes idle
0x9F	ADDR+W transmit- ted,NACK received	NACK (BUSHOLD interrupt flag)	CONT + TXDATA	DATA will be sent
			STOP	STOP will be sent. Bus will be released
			START	Repeated start condition will be sent
			STOP + START	STOP will be sent and the bus released. Then a START will be sent when the bus becomes idle
-	Data transmitted	TXBL interrupt flag (TXC interrupt flag)	None	
0xD7	Data transmitted,ACK	I,ACK ACK interrupt flag (BUSHOLD interrupt flag)	TXDATA	DATA will be sent
	received		STOP	STOP will be sent. Bus will be released
			START	Repeated start condition will be sent
			STOP + START	STOP will be sent and the bus released. Then a START will be sent when the bus becomes idle
0xDF	Data transmitted,NACK received	tted,NACK NACK(BUSHOLD interrupt flag)	CONT + TXDATA	DATA will be sent
			STOP	STOP will be sent. Bus will be released
			START	Repeated start condition will be sent
			STOP + START	STOP will be sent and the bus released. Then a START will be sent when the bus becomes idle
-	Stop transmitted	MSTOP interrupt flag	None	
			START	START will be sent when bus becomes idle
-	Arbitration lost	ARBLOST interrupt flag	None	
			START	START will be sent when bus becomes idle

17.3.7.6 Master Receiver

To receive data from a slave, the master must operate as a master receiver, see Table 17.4 I2C Master Receiver on page 494. This is done by transmitting ADDR+R as the address byte instead of ADDR+W, which is transmitted to become a master transmitter. The address byte loaded into the data register thus has to contain the 7-bit slave address in the 7 most significant bits of the byte, and have the least significant bit set.

When the address has been transmitted, the master receives an ACK or a NACK. If an ACK is received, the ACK interrupt flag in I2Cn_IF is set, and if space is available in the receive shift register, reception of a byte from the slave begins. If the receive buffer and shift register is full however, the bus is held until data is read from the receive buffer or another interaction is made. Note that the STOP and START interactions have a higher priority than the data-available interaction, so if a STOP or START command is pending, the highest priority interaction will be performed, and data will not be received from the slave.

If a NACK was received, the CONT command in I2Cn_CMD has to be issued in order to continue receiving data, even if there is space available in the receive buffer and/or shift register.

After a data byte has been received the master must ACK or NACK the received byte. If an ACK is pending or AUTOACK in I2Cn_CTRL is set, an ACK is sent automatically and reception continues if space is available in the receive buffer.

If a NACK is sent, the CONT command must be used in order to continue transmission. If an ACK or NACK is issued along with a START or STOP or both, then the ACK/NACK is transmitted and the reception is ended. If START in I2Cn_CMD is set alone, a repeated start condition is transmitted after the ACK/NACK. If STOP in I2Cn_CMD is set, a stop condition is sent regardless of whether START is set. If START is set in this case, it is set as pending.

As when operating as a master transmitter, arbitration can be lost as a master receiver. When this happens the ARBLOST interrupt flag in I2Cn_IF is set, and the master has a possibility of being selected as a slave given the correct conditions.

Table 17.4. I2C Master Receiver

I2Cn_STATE	Description	I2Cn_IF	Required in- teraction	Response
0x57	START transmitted	START interrupt flag (BUSHOLD interrupt	ADDR+R -> TXDATA	ADDR+R will be sent
		flag)	STOP	STOP will be sent and bus released.
			STOP + START	STOP will be sent and bus released. Then a START will be sent when bus becomes idle.
0x57	Repeated START trans- mitted	flag(BUSHOLD inter-	ADDR+R -> TXDATA	ADDR+R will be sent
		rupt flag)	STOP	STOP will be sent and bus released.
			STOP + START	STOP will be sent and bus released. Then a START will be sent when bus becomes idle.
-	ADDR+R transmitted	TXBL interrupt flag (TXC interrupt flag)	None	
0x93	ADDR+R transmitted,	ACK interrupt flag(BUS-HOLD)	RXDATA	Start receiving
	ACK received		STOP	STOP will be sent and the bus released
			START	Repeated START will be sent
			STOP + START	STOP will be sent and the bus released. Then a START will be sent when the bus becomes idle
	ADDR+R transmit- ted,NACK received	NACK(BUSHOLD)	CONT + RXDATA	Continue, start receiving
			STOP	STOP will be sent and the bus released
			START	Repeated START will be sent
			STOP + START	STOP will be sent and the bus released. Then a START will be sent when the bus becomes idle

I2Cn_STATE	Description	I2Cn_IF	Required in- teraction	Response	
0xB3	Data received	RXDATA interrupt flag(BUSHOLD inter-	ACK + RXDA- TA	ACK will be transmitted, reception continues	
	rupt flag)	NACK + CONT + RXDATA	NACK will be transmitted, reception continues		
			ACK/NACK + STOP	ACK/NACK will be sent and the bus will be released.	
				ACK/NACK + START	ACK/NACK will be sent, and then a repeated start condition.
			ACK/NACK + STOP + START	ACK/NACK will be sent and the bus will be released. Then a START will be sent when the bus becomes idle	
-	Stop received	MSTOP interrupt flag	None		
		START	START will be sent when bus becomes idle		
-	Arbitration lost ARBLOST interrupt flag	ARBLOST interrupt flag	None		
			START	START will be sent when bus becomes idle	

17.3.8 Bus States

The I2Cn_STATE register can be used to determine which state the I^2C module and the I^2C bus are in at a given time. The register consists of the STATE bit-field, which shows which state the I^2C module is at in any ongoing transmission, and a set of single-bits, which reveal the transmission mode, whether the bus is busy or idle, and whether the bus is held by this I^2C module waiting for a software response.

The possible values of the STATE field are summarized in Table 17.5 I2C STATE Values on page 496. When this field is cleared, the I²C module is not a part of any ongoing transmission. The remaining status bits in the I2Cn_STATE register are listed in Table 17.6 I2C Transmission Status on page 496.

Table 17.5. I2C STATE Values

Mode	Value	Description	
IDLE	0	No transmission is being performed by this module.	
WAIT	1	Waiting for idle. Will send a start condition as soon as the bus is idle.	
START	2	Start being transmitted	
ADDR	3	Address being transmitted or has been received	
ADDRACK	4	Address ACK/NACK being transmitted or received	
DATA	5	Data being transmitted or received	
DATAACK	6	Data ACK/NACK being transmitted or received	

Table 17.6. I2C Transmission Status

Bit	Description	
BUSY	Set whenever there is activity on the bus. Whether or not this module is responsible for the activity cannot be determined by this byte.	
MASTER	Set when operating as a master. Cleared at all other times.	
TRANSMITTER	Set when operating as a transmitter; either a master transmitter or a slave transmitter. Cleared at all other times	
BUSHOLD	Set when the bus is held by this I ² C module because an action is required by software.	
NACK	Only valid when bus is held and STATE is ADDRACK or DATAACK. In that case it is set if a NACK was received. In all other cases, the bit is cleared.	

Note: I2Cn_STATE reflects the internal state of the I^2 C module, and therefore only held constant as long as the bus is held, i.e., as long as BUSHOLD in I2Cn_STATUS is set.

17.3.9 Slave Operation

The I^2C module operates in master mode by default. To enable slave operation, i.e., to allow the device to be addressed as an I^2C slave, the SLAVE bit in I^2Cn_CTRL must be set. In this case the I^2C module operates in a mixed mode, both capable of starting transmissions as a master, and being addressed as a slave. When operating in the slave mode, HFPERCLK frequency must be higher than 2 MHz for Standard-mode, 5 MHz for Fast-mode, and 14 MHz for Fast-mode Plus.

17.3.9.1 Slave State Machine

The slave state machine is shown in Figure 17.16 I2C Slave State Machine on page 497. The dotted lines show where I²C-specific interrupt flags are set. The full-drawn circles show places where interaction may be required by software to let the transmission proceed.




Figure 17.16. I2C Slave State Machine

17.3.9.2 Address Recognition

The I²C module provides automatic address recognition for 7-bit addresses. 10-bit address recognition is not fully automatic, but can be assisted by the 7-bit address comparator as shown in 17.3.11 Using 10-bit Addresses. Address recognition is supported in all energy modes (except EM4).

The slave address, i.e., the address which the I²C module should be addressed with, is defined in the I2Cn_SADDR register. In addition to the address, a mask must be specified, telling the address comparator which bits of an incoming address to compare with the address defined in I2Cn_SADDR. The mask is defined in I2Cn_SADDRMASK, and for every zero in the mask, the corresponding bit in the slave address is treated as a don't-care, i.e., the 0-masked bits are ignored.

An incoming address that fails address recognition is automatically replied to with a NACK. Since only the bits defined by the mask are checked, a mask with a value 0x00 will result in all addresses being accepted. A mask with a value 0x7F will only match the exact address defined in I2Cn_SADDR, while a mask 0x70 will match all addresses where the three most significant bits in I2Cn_SADDR and the incoming address are equal.

If GCAMEN in I2Cn_CTRL is not set, the start-byte, i.e., the general call address with the R/W bit set is ignored unless it is included in the defined slave address and and the address mask.

When an address is accepted by the address comparator, the decision of whether to ACK or NACK the address is passed to software.

17.3.9.3 Slave Transmitter

When SLAVE in I2Cn_CTRL is set, the RSTART interrupt flag in I2Cn_IF will be set when repeated START conditions are detected. After a START or repeated START condition, the bus master will transmit an address along with an R/W bit. If there is no room in the receive shift register for the address, the bus will be held by the slave until room is available in the shift register. Transmission then continues and the address is loaded into the shift register. If this address does not pass address recognition, it is automatically NACK'ed by the slave, and the slave goes to an idle state. The address byte is in this case discarded, making the shift register ready for a new address. It is not loaded into the receive buffer.

If the address was accepted and the R/W bit was set (R), indicating that the master wishes to read from the slave, the slave now goes into the slave transmitter mode. Software interaction is now required to decide whether the slave wants to acknowledge the request or not. The accepted address byte is loaded into the receive buffer like a regular data byte. If no valid interaction is pending, the bus is held until the slave responds with a command. The slave can reject the request with a single NACK command.

The slave will in that case go to an idle state, and wait for the next start condition. To continue the transmission, the slave must make sure data is loaded into the transmit buffer and send an ACK. The loaded data will then be transmitted to the master, and an ACK or NACK will be received from the master.

Data transmission can also continue after a NACK if a CONT command is issued along with the NACK. This is not standard I²C however.

If the master responds with an ACK, it may expect another byte of data, and data should be made available in the transmit buffer. If data is not available, the bus is held until data is available.

If the response is a NACK however, this is an indication of that the master has received enough bytes and wishes to end the transmission. The slave now automatically goes idle, unless CONT in I2Cn_CMD is set and data is available for transmission. The latter is not standard I²C.

The master ends the transmission by sending a STOP or a repeated START. The SSTOP interrupt flag in I2Cn_IF is set when the master transmits a STOP condition. If the transmission is ended with a repeated START, then the SSTOP interrupt flag is not set.

Note: The SSTOP interrupt flag in I2Cn_IF will be set regardless of whether the slave is participating in the transmission or not, as long as SLAVE in I2Cn_CTRL is set and a STOP condition is detected.

If arbitration is lost at any time during transmission, the ARBLOST interrupt flag in I2Cn_IF is set, the bus is released and the slave goes idle.

See Table 17.7 I2C Slave Transmitter on page 498 for more information.

Table 17.7. I2C Slave Transmitter

I2Cn_STATE	Description	I2Cn_IF	Required in- teraction	Response
0x41	Repeated START received	RSTART interrupt flag (BUSHOLD interrupt flag)	RXDATA	Receive and compare address
0x75	ADDR + R received	ADDR interrupt flag	ACK + TXDA- TA	ACK will be sent, then DATA
		RXDATA interrupt flag	NACK	NACK will be sent, slave goes idle
		(BUSHOLD interrupt flag)	NACK + CONT + TXDATA	NACK will be sent, then DATA.
-	Data transmitted	TXBL interrupt flag (TXC interrupt flag)	None	
0xD5	Data transmitted, ACK received	ACK interrupt flag (BUSHOLD interrupt flag)	TXDATA	DATA will be transmitted
0xDD	Data transmitted, NACK	NACK interrupt flag	None	The slave goes idle
	received	(BUSHOLD interrupt flag)	CONT + TXDATA	DATA will be transmitted

I2Cn_STATE	Description	I2Cn_IF	Required in- teraction	Response
-	Stop received	SSTOP interrupt flag	None	The slave goes idle
			START	START will be sent when bus becomes idle
-	Arbitration lost	ARBLOST interrupt flag	None	The slave goes idle
			START	START will be sent when the bus becomes idle

17.3.9.4 Slave Receiver

A slave receiver operation is started in the same way as a slave transmitter operation, with the exception that the address transmitted by the master has the R/W bit cleared (W), indicating that the master wishes to write to the slave. The slave then goes into slave receiver mode.

To receive data from the master, the slave should respond to the address with an ACK and make sure space is available in the receive buffer. Transmission will then continue, and the slave will receive a byte from the master.

If a NACK is sent without a CONT, the transmission is ended for the slave, and it goes idle. If the slave issues both the NACK and CONT commands and has space available in the receive buffer, it will be open for continuing reception from the master.

When a byte has been received from the master, the slave must ACK or NACK the byte. The responses here are the same as for the reception of the address byte.

The master ends the transmission by sending a STOP or a repeated START. The SSTOP interrupt flag is set when the master transmits a STOP condition. If the transmission is ended with a repeated START, then the SSTOP interrupt flag in I2Cn IF is not set.

Note: The SSTOP interrupt flag in I2Cn_IF will be set regardless of whether the slave is participating in the transmission or not, as long as SLAVE in I2Cn_CTRL is set and a STOP condition is detected

If arbitration is lost at any time during transmission, the ARBLOST interrupt flag in I2Cn_IF is set, the bus is released and the slave goes idle.

See Table 17.8 I2C - Slave Receiver on page 500 for more information.

Table 17.8. I2C - Slave Receiver

I2Cn_STATE	Description	I2Cn_IF	Required in- teraction	Response
-	Repeated START received	RSTART interrupt flag (BUSHOLD interrupt flag)	RXDATA	Receive and compare address
0x71	ADDR + W received	ADDR interrupt flag RXDATA interrupt flag	ACK + RXDATA	ACK will be sent and data will be received
		(BUSHOLD interrupt flag)	NACK	NACK will be sent, slave goes idle
			NACK + CONT + RXDATA	NACK will be sent and DATA will be received.
0xB1		RXDATA interrupt flag (BUSHOLD interrupt flag)	ACK + RXDATA	ACK will be sent and data will be received
			NACK	NACK will be sent and slave will go idle
			NACK + CONT + RXDATA	NACK will be sent and data will be received
-	Stop received	SSTOP interrupt flag	None	The slave goes idle
		START	START will be sent when bus becomes idle	
-	Arbitration lost ARBLOST interrup	ARBLOST interrupt flag	None	The slave goes idle
			START	START will be sent when the bus becomes idle

17.3.10 Transfer Automation

The I²C can be set up to complete transfers with a minimal amount of interaction.

17.3.10.1 DMA

DMA can be used to automatically load data into the transmit buffer and load data out from the receive buffer. When using DMA, software is thus relieved of moving data to and from memory after each transferred byte.

17.3.10.2 Automatic ACK

When AUTOACK in I2Cn_CTRL is set, an ACK is sent automatically whenever an ACK interaction is possible and no higher priority interactions are pending.

17.3.10.3 Automatic STOP

A STOP can be generated automatically on two conditions. These apply only to the master transmitter.

If AUTOSN in I2Cn_CTRL is set, the I²C module ends a transmission by transmitting a STOP condition when operating as a master transmitter and a NACK is received.

If AUTOSE in I2Cn_CTRL is set, the I²C module always ends a transmission when there is no more data in the transmit buffer. If data has been transmitted on the bus, the transmission is ended after the (N)ACK has been received by the slave. If a START is sent when no data is available in the transmit buffer and AUTOSE is set, then the STOP condition is sent immediately following the START. Software must thus make sure data is available in the transmit buffer before the START condition has been fully transmitted if data is to be transferred.

17.3.11 Using 10-bit Addresses

When using 10-bit addresses in slave mode, set the I2Cn_SADDR register to 1111 0XX where XX are the two most significant bits of the 10-bit address, and set I2Cn_SADDRMASK to 0xFF. Address matches will now be given on all 10-bit addresses where the two most significant bits are correct.

When receiving an address match, the slave must acknowledge the address and receive the first data byte. This byte contains the second part of the 10-bit address. If it matches the address of the slave, the slave should ACK the byte to continue the transmission, and if it does not match, the slave should NACK it.

When the master is operating as a master transmitter, the data bytes will follow after the second address byte. When the master is operating as a master receiver however, a repeated START condition is sent after the second address byte. The address sent after this repeated START is equal to the first of the address bytes transmitted previously, but now with the R/W byte set, and only the slave that found a match on the entire 10-bit address in the previous message should ACK this address. The repeated start should take the master into a master receiver mode, and after the single address byte sent this time around, the slave begins transmission to the master.

17.3.12 Error Handling

Note: The setting of GCAMEN and SLAVE fields in the I2Cn_CTRL register and the registers I2Cn_SADDR and I2Cn_ROUTELOC0 are considered static. This means that these need to be set before an I²C transaction starts and need to stay stable during the entire transaction.

17.3.12.1 ABORT Command

Some bus errors may require software intervention to be resolved. The I²C module provides an ABORT command, which can be set in I2Cn CMD, to help resolve bus errors.

When the bus for some reason is locked up and the I^2C module is in the middle of a transmission it cannot get out of, or for some other reason the I^2C wants to abort a transmission, the ABORT command can be used.

Setting the ABORT command will make the I²C module discard any data currently being transmitted or received, release the SDA and SCL lines and go to an idle mode. ABORT effectively makes the I²C module forget about any ongoing transfers.

17.3.12.2 Bus Reset

A bus reset can be performed by setting the START and STOP commands in I2Cn_CMD while the transmit buffer is empty. A START condition will then be transmitted, immediately followed by a STOP condition. A bus reset can also be performed by transmitting a START command with the transmit buffer empty and AUTOSE set.

17.3.12.3 I2C-Bus Errors

An I²C-bus error occurs when a START or STOP condition is misplaced, which happens when the value on SDA changes while SCL is high during bit-transmission on the I²C-bus. If the I²C module is part of the current transmission when a bus error occurs, any data currently being transmitted or received is discarded, SDA and SCL are released, the BUSERR interrupt flag in I2Cn_IF is set to indicate the error, and the module automatically takes a course of action as defined in Table 17.9 I2C Bus Error Response on page 502.

Table 17.9. I2C Bus Error Response

	Misplaced START	Misplaced STOP
In a master/slave operation	Treated as START. Receive address.	Go idle. Perform any pending actions.

17.3.12.4 Bus Lockup

A lockup occurs when a master or slave on the I²C-bus has locked the SDA or SCL at a low value, preventing other devices from putting high values on the bus, and thus making communication on the bus impossible.

Many slave-only devices operating on an I²C-bus are not capable of driving SCL low, but in the rare case that SCL is stuck LOW, the advice is to apply a hardware reset signal to the slaves on the bus. If this does not work, cycle the power to the devices in order to make them release SCL.

When SDA is stuck low and SCL is free, a master should send 9 clock pulses on SCL while tristating the SDA. This procedure is performed in the GPIO module after clearing the I2C_ROUTE register and disabling the I2C module. The device that held the bus low should release it sometime within those 9 clocks. If not, use the same approach as for when SCL is stuck, resetting and possibly cycling power to the slaves.

Lockup of SDA can be detected by keeping count of the number of continuous arbitration losses during address transmission. If arbitration is also lost during the transmission of a general call address, i.e., during the transmission of the STOP condition, which should never happen during normal operation, this is a good indication of SDA lockup.

Detection of SCL lockups can be done using the timeout functionality defined in 17.3.12.6 Clock Low Timeout

17.3.12.5 Bus Idle Timeout

When SCL has been high for a significant amount of time, this is a good indication of that the bus is idle. On an SMBus system, the bus is only allowed to be in this state for a maximum of 50 µs before the bus is considered idle.

The bus idle timeout BITO in I2Cn_CTRL can be used to detect situations where the bus goes idle in the middle of a transmission. The timeout can be configured in BITO, and when the bus has been idle for the given amount of time, the BITO interrupt flag in I2Cn_IF is set. The bus can also be set idle automatically on a bus idle timeout. This is enabled by setting GIBITO in I2Cn_CTRL.

When the bus idle timer times out, it wraps around and continues counting as long as its condition is true. If the bus is not set idle using GIBITO or the ABORT command in I2Cn CMD, this will result in periodic timeouts.

Note: This timeout will be generated even if SDA is held low.

The bus idle timeout is active as long as the bus is busy, i.e., BUSY in I2Cn_STATUS is set. The timeout can be used to get the I²C module out of the busy-state it enters when reset, see 17.3.7.4 Reset State.

17.3.12.6 Clock Low Timeout

The clock timeout, which can be configured in CLTO in I2Cn_CTRL, starts counting whenever SCL goes low, and times out if SCL does not go high within the configured timeout. A clock low timeout results in CLTOIF in I2Cn_IF being set, allowing software to take action.

When the timer times out, it wraps around and continues counting as long as SCL is low. An SCL lockup will thus result in periodic clock low timeouts as long as SCL is low.

17.3.12.7 Clock Low Error

The I²C module can continue transmission in parallel with another device for the entire transaction, as long as the two communications are identical. A case may arise when (before an arbitration has been decided upon) the I²C module decides to send out a repeated START or a STOP condition while the other device is still sending data. In the I²C protocol specifications, such a combination results in an undefined condition. The I²C deals with this by generating a clock low error. This means that if the I²C is transmitting a repeated START or a STOP condition and another device (another master or a misbehaving slave) pulls SCL low before the I²C sends out the START/STOP condition on SDA, a clock low error is generated. The CLERR interrupt flag is then set in the I²C device goes to idle.

17.3.13 DMA Support

The I²C module has full DMA support. A request for the DMA controller to write to the I²C transmit buffer can come from TXBL (transmit buffer has room for more data). The DMA controller can write to the transmit buffer using the I2Cn_TXDATA or the I2Cn_TXDOUBLE register. In order to write to the I2Cn_TXDOUBLE register (i.e., transferring 2 bytes simultaneously to the transmit buffer using the DMA), DMA_USEBURSTS needs to be set to 1 for the selected DMA channel. This ensures that the transfer is made to the transmit buffer only when both buffer elements are empty. For performing a DMA write to the I2Cn_TXDATA register, DMA_USEBURSTC needs to be set to 1 for the selected DMA channel. This ensures that a DMA transfer is made even when the transmit buffer is half-empty.

A request for the DMA controller to read from the I²C receive buffer can come from RXDATAV (data available in the receive buffer). To receive from I2Cn_RXDOUBLE (i.e., receive only when both buffer elements are full), DMA_USEBURSTS needs to be set to 1 for the selected DMA channel. In order to receive from I2Cn_RXDATA through the DMA, DMA_USEBURSTC needs to be set to 1. This ensures that the data gets picked up even when the receive buffer is half-full.

17.3.14 Interrupts

The interrupts generated by the I^2C module are combined into one interrupt vector, $I2C_INT$. If I^2C interrupts are enabled, an interrupt will be made if one or more of the interrupt flags in $I2Cn_IEN$ are set.

17.3.15 Wake-up

The I²C receive section can be active all the way down to energy mode EM3 Stop, and can wake up the CPU on address interrupt. All address match modes are supported.

17.4 Register Map

The offset register address is relative to the registers base address.

Offset	Name	Туре	Description
0x000	I2Cn_CTRL	RW	Control Register
0x004	I2Cn_CMD	W1	Command Register
0x008	I2Cn_STATE	R	State Register
0x00C	I2Cn_STATUS	R	Status Register
0x010	I2Cn_CLKDIV	RW	Clock Division Register
0x014	I2Cn_SADDR	RW	Slave Address Register
0x018	I2Cn_SADDRMASK	RW	Slave Address Mask Register
0x01C	I2Cn_RXDATA	R(a)	Receive Buffer Data Register
0x020	I2Cn_RXDOUBLE	R(a)	Receive Buffer Double Data Register
0x024	I2Cn_RXDATAP	R	Receive Buffer Data Peek Register
0x028	I2Cn_RXDOUBLEP	R	Receive Buffer Double Data Peek Register
0x02C	I2Cn_TXDATA	W	Transmit Buffer Data Register
0x030	I2Cn_TXDOUBLE	W	Transmit Buffer Double Data Register
0x034	I2Cn_IF	R	Interrupt Flag Register
0x038	I2Cn_IFS	W1	Interrupt Flag Set Register
0x03C	I2Cn_IFC	(R)W1	Interrupt Flag Clear Register
0x040	I2Cn_IEN	RW	Interrupt Enable Register
0x044	I2Cn_ROUTEPEN	RW	I/O Routing Pin Enable Register
0x048	I2Cn_ROUTELOC0	RW	I/O Routing Location Register

17.5 Register Description

17.5.1 I2Cn_CTRL - Control Register

Offset															Ві	t Po	siti	on														
0x000	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	2	4	က	2	_	0
Reset			•		•										0x0		0		6) N			9	OXO	0	0	0	0	0	0	0	0
Access															R M		₩ W		ž	<u>}</u>			á	<u>}</u>	R M	R.	₽	R.	S.	RW	R M M	RW
Name															CLTO		GIBITO		C	2				Y E J	TXBIL	GCAMEN	ARBDIS	AUTOSN	AUTOSE	AUTOACK	SLAVE	N H

Bit	Name	Reset	Access	Description
31:19	Reserved	To ensure co tions	mpatibility (with future devices, always write bits to 0. More information in 1.2 Conven-
18:16	CLTO	0x0	RW	Clock Low Timeout

Use to generate a timeout when CLK has been low for the given amount of time. Wraps around and continues counting when the timeout is reached. The timeout value can be calculated by

timeout = $PCC/(f_{SCL} x (N_{low} + N_{high}))$

	Value	Mode		Description
	0	OFF		Timeout disabled
	1	40PCC		Timeout after 40 prescaled clock cycles. In standard mode at 100 kHz, this results in a 50us timeout.
	2	80PCC		Timeout after 80 prescaled clock cycles. In standard mode at 100 kHz, this results in a 100us timeout.
	3	160PCC		Timeout after 160 prescaled clock cycles. In standard mode at 100 kHz, this results in a 200us timeout.
	4	320PCC		Timeout after 320 prescaled clock cycles. In standard mode at 100 kHz, this results in a 400us timeout.
	5	1024PCC		Timeout after 1024 prescaled clock cycles. In standard mode at 100 kHz, this results in a 1280us timeout.
15	GIBITO	0	RW	Go Idle on Bus Idle Timeout
	When set, the b	us automatically goes i	idle on a	a bus idle timeout, allowing new transfers to be initiated.
	Value			Description
	0			A bus idle timeout has no effect on the bus state.
	1			A bus idle timeout tells the I^2C module that the bus is idle, allowing new transfers to be initiated.
14	Reserved	To ensure comp	patibility	with future devices, always write bits to 0. More information in 1.2 Conven-

Bit	Name	Reset	Access	Description
13:12	BITO	0x0	RW	Bus Idle Timeout

Use to generate a timeout when SCL has been high for a given amount time between a START and STOP condition. When in a bus transaction, i.e. the BUSY flag is set, a timer is started whenever SCL goes high. When the timer reaches the value defined by BITO, it sets the BITO interrupt flag. The BITO interrupt flag will then be set periodically as long as SCL remains high. The bus idle timeout is active as long as BUSY is set. It is thus stopped automatically on a timeout if GIBITO is set. It is also stopped a STOP condition is detected and when the ABORT command is issued. The timeout is activated whenever the bus goes BUSY, i.e. a START condition is detected. The timeout value can be calculated by

timeout =
$$PCC/(f_{SCL} x (N_{low} + N_{high}))$$

	Value	Mode		Description
	0	OFF		Timeout disabled
	1	40PCC		Timeout after 40 prescaled clock cycles. In standard mode at 100 kHz, this results in a 50us timeout.
	2	80PCC		Timeout after 80 prescaled clock cycles. In standard mode at 100 kHz, this results in a 100us timeout.
	3	160PCC		Timeout after 160 prescaled clock cycles. In standard mode at 100 kHz, this results in a 200us timeout.
11:10	Reserved	To ensure comp	patibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
9:8	CLHR	0x0	RW	Clock Low High Ratio
	Determines the r	ratio between the low a	and high p	parts of the clock signal generated on SCL as master.
	Value	Mode		Description
	0	STANDARD		The ratio between low period and high period counters (N _{low} :N _{high}) is 4:4
	1	ASYMMETRIC		The ratio between low period and high period counters (N_{low} : N_{high}) is 6:3
	2	FAST		The ratio between low period and high period counters (N_{low} : N_{high}) is 11:6
7	TXBIL	0	RW	TX Buffer Interrupt Level
	Determines the i	nterrupt and status leve	el of the t	transmit buffer.
	Value	Mode		Description
	0	EMPTY		TXBL status and the TXBL interrupt flag are set when the transmit buf- fer becomes empty. TXBL is cleared when the buffer becomes non- empty.
	1	HALFFULL		TXBL status and the TXBL interrupt flag are set when the transmit buf- fer goes from full to half-full or empty. TXBL is cleared when the buffer becomes full.
6	GCAMEN	0	RW	General Call Address Match Enable
	Set to enable ad	dress match on genera	al call in a	addition to the programmed slave address.
	Value			Description
	0			General call address will be NACK'ed if it is not included by the slave address and address mask.

3it	Name	Reset	Access	Description
	1			When a general call address is received, a software response is required.
	ARBDIS	0	RW	Arbitration Disable
	A master or slav	e will not release t	he bus upon I	osing arbitration.
	Value			Description
	0			When a device loses arbitration, the ARB interrupt flag is set and the bus is released.
	1			When a device loses arbitration, the ARB interrupt flag is set, but communication proceeds.
ļ	AUTOSN	0	RW	Automatic STOP on NACK
	Write to 1 to ma	ke a master transn	nitter send a S	STOP when a NACK is received from a slave.
	Value			Description
	0			Stop is not automatically sent if a NACK is received from a slave.
	1			The master automatically sends a STOP if a NACK is received from a slave.
3	AUTOSE	0	RW	Automatic STOP When Empty
	Write to 1 to ma	ke a master transn	nitter send a S	STOP when no more data is available for transmission.
	Value			Description
	0			A stop must be sent manually when no more data is to be transmitted.
	1			The master automatically sends a STOP when no more data is available for transmission.
)	AUTOACK	0	RW	Automatic Acknowledge
	Set to enable au	itomatic acknowled	dges.	
	Value			Description
	0			Software must give one ACK command for each ACK transmitted on the I ² C bus.
	1			Addresses that are not automatically NACK'ed, and all data is automatically acknowledged.
	SLAVE	0	RW	Addressable as Slave
	Set this bit to all	ow the device to b	e selected as	an I ² C slave.
	Value			Description
	0			All addresses will be responded to with a NACK
	1			Addresses matching the programmed slave address or the general call address (if enabled) require a response from software. Other addresses are automatically responded to with a NACK.
)	EN	0	RW	I ² C Enable

Bit	Name	Reset	Access	Description
	Value			Description
	0			The I ² C module is disabled. And its internal state is cleared
	1			The I ² C module is enabled.

17.5.2 I2Cn_CMD - Command Register

Offset															Bi	t Pc	siti	on														
0x004	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	œ	7	9	2	4	က	2	_	0
Reset																									0	0	0	0	0	0	0	0
Access																									W	×	W	W	×	W	×	W1
Name																									CLEARPC	CLEARTX	ABORT	CONT	NACK	ACK	STOP	START

Bit	Name	Reset	Access	Description
31:8	Reserved	To ensure o	compatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
7	CLEARPC	0	W1	Clear Pending Commands
	Set to clear pend	ing commands.		
6	CLEARTX	0	W1	Clear TX
	Set to clear trans	mit buffer and shi	ft register. Wi	ll not abort ongoing transfer.
5	ABORT	0	W1	Abort Transmission
				to idle. When used in combination with STOP, a STOP condition is sent as on. The stop condition is subject to clock synchronization.
4	CONT	0	W1	Continue Transmission
	Set to continue tr	ansmission after	a NACK has b	peen received.
3	NACK	0	W1	Send NACK
	Set to transmit a	NACK the next tir	ne an acknow	vledge is required.
2	ACK	0	W1	Send ACK
	Set to transmit ar	n ACK the next tin	ne an acknow	rledge is required.
1	STOP	0	W1	Send Stop Condition
	Set to send stop	condition as soon	as possible.	
0	START	0	W1	Send Start Condition
	as soon as the b	us is idle. If the cu	ırrent transmi	If a transmission is ongoing and not owned, the start condition will be sent ssion is owned by this module, a repeated start condition will be sent. Use atically send a STOP, then a START when the bus becomes idle.

17.5.3 I2Cn_STATE - State Register

Offset															Bi	t Po	siti	on														
0x008	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	2	4	က	2	_	0
Reset											•					'		'		•						0×0		0	0	0	0	_
Access																										œ		œ	œ	œ	œ	~
Name																										STATE		BUSHOLD	NACKED	TRANSMITTER	MASTER	BUSY

Bit	Name	Reset	Access	Description
31:8	Reserved	To ensure contions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
7:5	STATE	0x0	R	Transmission State
	The state of any cur	rent transmission	. Cleared if	f the I ² C module is idle.
	Value	Mode		Description
	0	IDLE		No transmission is being performed.
	1	WAIT		Waiting for idle. Will send a start condition as soon as the bus is idle.
	2	START		Start transmitted or received
	3	ADDR		Address transmitted or received
	4	ADDRACK		Address ack/nack transmitted or received
	5	DATA		Data transmitted or received
	6	DATAACK		Data ack/nack transmitted or received
4	BUSHOLD	0	R	Bus Held
	Set if the bus is curr	rently being held b	y this I ² C ι	module.
3	NACKED	0	R	Nack Received
	Set if a NACK was r	received and STA	TE is ADDI	RACK or DATAACK.
2	TRANSMITTER	0	R	Transmitter
	Set when operating receiver, a slave rec			slave transmitter. When cleared, the system may be operating as a master not known.
1	MASTER	0	R	Master
	Set when operating	as an I ² C master	. When clea	ared, the system may be operating as an I ² C slave.

idle timeout to force the I²C module out of the BUSY state.

17.5.4 I2Cn_STATUS - Status Register

Offset															Bi	t Po	siti	on														
0x00C	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	2	4	က	2	_	0
Reset																							0	0	_	0	0	0	0	0	0	0
Access																							R	2	~	~	22	22	22	R	~	2
Name																							RXFULL	RXDATAV	TXBL	TXC	PABORT	PCONT	PNACK	PACK	PSTOP	PSTART

Bit	Name	Reset	Access	Description
31:10	Reserved	To ensure cor tions	npatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
9	RXFULL	0	R	RX FIFO Full
	Set when the receive for one more frame in			n the receive buffer is no longer full. When this bit is set, there is still room
8	RXDATAV	0	R	RX Data Valid
	Set when data is ava	ilable in the rece	ive buffer.	Cleared when the receive buffer is empty.
7	TXBL	1	R	TX Buffer Level
	Indicates the level of	the transmit buff	er. Set who	en the transmit buffer is empty, and cleared when it is full.
6	TXC	0	R	TX Complete
	Set when a transmiss sion starts.	sion has complet	ed and no	more data is available in the transmit buffer. Cleared when a new transmis-
5	PABORT	0	R	Pending Abort
	An abort is pending a	nd will be transr	nitted as so	oon as possible.
4	PCONT	0	R	Pending Continue
	A continue is pending	and will be tran	smitted as	soon as possible.
3	PNACK	0	R	Pending NACK
	A not-acknowledge is	pending and wi	ll be transr	mitted as soon as possible.
2	PACK	0	R	Pending ACK
	An acknowledge is pe	ending and will b	e transmit	ted as soon as possible.
1	PSTOP	0	R	Pending STOP
	A stop condition is pe	ending and will b	e transmitt	ed as soon as possible.
0	PSTART	0	R	Pending START
	A start condition is pe	ending and will b	e transmitt	ed as soon as possible.

17.5.5 I2Cn_CLKDIV - Clock Division Register

Offset															Bi	t Po	siti	on														
0x010	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	41	13	12	11	10	တ	8	7	9	5	4	က	2	_	0
Reset																				•								000x0				
Access																												ΑW				
Name																												DIV				

Bit	Name	Reset	Access	Description
31:9	Reserved	To ensure contions	npatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
8:0	DIV	0x000	RW	Clock Divider
	Specifies the clock di	vider for the I ² C	. Note that	DIV must be 1 or higher when slave is enabled.

17.5.6 I2Cn_SADDR - Slave Address Register

Offset															Bi	t Po	siti	on														
0x014	31	30	29	28	27	26	25	24	23	22	21	20	19	8	17	16	15	4	13	12	Ξ	10	6	∞	7	9	5	4	က	2	_	0
Reset							•									•												00X0				
Access																												Σ				
Name																												ADDR				

Bit	Name	Reset	Access	Description
31:8	Reserved	To ensure con tions	npatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
7:1	ADDR	0x00	RW	Slave Address
	Specifies the slave ac	Idress of the dev	vice.	
0	Reserved	To ensure con tions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-

17.5.7 I2Cn_SADDRMASK - Slave Address Mask Register

Offset															Bi	t Po	siti	on														
0x018	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	1	10	6	∞	7	9	5	4	3	2	_	0
Reset		•	•									•	•	•	•													00×0	•			
Access																												₽				
Name																												MASK				

Bit	Name	Reset	Access	Description
31:8	Reserved	To ensure con tions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
7:1	MASK	0x00	RW	Slave Address Mask
	Specifies the significa will only match the ex			s. Setting the mask to 0x00 will match all addresses, while setting it to 0x7F DDR.
0	Reserved	To ensure con tions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-

17.5.8 I2Cn_RXDATA - Receive Buffer Data Register (Actionable Reads)

Offset															Bi	t Po	siti	on														
0x01C	31	30	29	28	27	26	25	24	23	22	21	20	19	9	17	16	15	4	13	12	7	10	6	ω	7	9	2	4	က	2	_	0
Reset		'	•		•		'	•			'		•					'	•	'				'				2	0000			
Access																												۵	۲			
Name																												V L V L V L	¥ 1 4 1 4 1 4 1 4 1 4 1 4 1 4 1 4 1 4 1			

Bit	Name	Reset	Access	Description
31:8	Reserved	To ensure tions	compatibility	with future devices, always write bits to 0. More information in 1.2 Conven-
7:0	RXDATA	0x00	R	RX Data
	Use this register to	read from the r	eceive buffer	. Buffer is emptied on read access.

17.5.9 I2Cn_RXDOUBLE - Receive Buffer Double Data Register (Actionable Reads)

Offset															Bi	t Po	siti	on														
0x020	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	œ	7	9	5	4	က	2	_	0
Reset		'	•										'	'						2	0000								0000			
Access																				۵	۷							۵	۷			
Name																					<u>{</u>								סאואטאא			

Bit	Name	Reset	Access	Description
31:16	Reserved	To ensure contions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
15:8	RXDATA1	0x00	R	RX Data 1
	Second byte read from	m buffer. Buffer i	is emptied	on read access.
7:0	RXDATA0	0x00	R	RX Data 0
	First byte read from b	uffer. Buffer is e	mptied on	read access.

17.5.10 I2Cn_RXDATAP - Receive Buffer Data Peek Register

Offset															Bi	t Po	siti	on														
0x024	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	2	4	3	2	_	0
Reset		•	•	•		•	•	•	•	•	•	1	•	•				•	•		•	•	•	•			•	OXO			'	
Access																												Ω	<u>-</u>			
Name																												RXDATAP				

Bit	Name	Reset	Access	Description
31:8	Reserved	To ensure co	ompatibility (with future devices, always write bits to 0. More information in 1.2 Conven-
7:0	RXDATAP	0x00	R	RX Data Peek
	Use this register to re	ead from the red	ceive buffer.	Buffer is not emptied on read access.

17.5.11 I2Cn_RXDOUBLEP - Receive Buffer Double Data Peek Register

Offset															Bi	t Po	siti	on														
0x028	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	တ	ω	7	9	2	4	က	2	_	0
Reset																•		•			OOXO		ı	•					00×0		•	
Access																					צ								ď			
Name																				,	KADAIAPI								RXDATAP0			

Bit	Name	Reset	Access	Description
31:16	Reserved	To ensure contions	npatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
15:8	RXDATAP1	0x00	R	RX Data 1 Peek
	Second byte read from	m buffer. Buffer i	s not empt	tied on read access.
7:0	RXDATAP0	0x00	R	RX Data 0 Peek
	First byte read from b	uffer. Buffer is n	ot emptied	on read access.

17.5.12 I2Cn_TXDATA - Transmit Buffer Data Register

Offset															Bi	t Pc	siti	on														
0x02C	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	ဝ	_∞	7	9	5	4	က	2	_	0
Reset			•			•						•						•				•						2	0000			
Access																												}	\$			
Name																												VTVU	לולטלי			

Bit	Name	Reset	Access	Description
31:8	Reserved	To ensure contions	mpatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
7:0	TXDATA	0x00	W	TX Data
	Use this register to w	rite a byte to the	transmit b	uffer.

17.5.13 I2Cn_TXDOUBLE - Transmit Buffer Double Data Register

Offset															Bi	t Po	siti	on														
0x030	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	2	4	က	2	_	0
Reset			•							'		•		1							OXO							2	200			
Access																				3	>							}	>			
Name																					IADAIAI							OVEN	ָ ע			

Bit	Name	Reset	Access	Description
31:16	Reserved	To ensure contions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
15:8	TXDATA1	0x00	W	TX Data
	Second byte to write t	to buffer.		
7:0	TXDATA0	0x00	W	TX Data
	First byte to write to b	uffer.		

17.5.14 I2Cn_IF - Interrupt Flag Register

Offset															Bi	t Po	siti	on														
0x034	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	œ	7	9	2	4	က	2	_	0
Reset					'									0	0	0	0	0	0	0	0	0	0	0	0	0	0	_	0	0	0	0
Access														2	œ	œ	22	22	~	22	~	22	~	œ	2	22	œ	œ	œ	œ	œ	<u>~</u>
Name														CLERR	RXFULL	SSTOP	CLTO	ВІТО	RXUF	TXOF	BUSHOLD	BUSERR	ARBLOST	MSTOP	NACK	ACK	RXDATAV	TXBL	TXC	ADDR	RSTART	START

				SS- SS- SS- SS- SS- SS- SS- SS- SS- SS-
Bit	Name	Reset	Access	Description
31:19	Reserved	To ensure co	ompatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
18	CLERR	0	R	Clock Low Error Interrupt Flag
	Set when the clock	k is pulled low bef	ore a STAR	T or a STOP condition could be transmitted.
17	RXFULL	0	R	Receive Buffer Full Interrupt Flag
	Set when the rece	ive buffer become	es full.	
16	SSTOP	0	R	Slave STOP Condition Interrupt Flag
	Set when a STOP	condition has bee	en received.	Will be set regardless of the slave being involved in the transaction or not.
15	CLTO	0	R	Clock Low Timeout Interrupt Flag
	Set on each clock	low timeout. The	timeout valu	e can be set in CLTO bit field in the I2Cn_CTRL register.
14	ВІТО	0	R	Bus Idle Timeout Interrupt Flag
	Set on each bus id	lle timeout. The ti	meout value	can be set in the BITO bit field in the I2Cn_CTRL register.
13	RXUF	0	R	Receive Buffer Underflow Interrupt Flag
				rough the I2Cn_RXDATA register while the receive buffer is empty. It is also JBLE while the buffer is not full.
12	TXOF	0	R	Transmit Buffer Overflow Interrupt Flag
	Set when data is v	vritten to the trans	smit buffer w	hile the transmit buffer is full.
11	BUSHOLD	0	R	Bus Held Interrupt Flag
	Set when the bus	becomes held by	the I ² C mod	ule.
10	BUSERR	0	R	Bus Error Interrupt Flag
	Set when a bus er	ror is detected. TI	ne bus error	is resolved automatically, but the current transfer is aborted.
9	ARBLOST	0	R	Arbitration Lost Interrupt Flag
	Set when arbitration	on is lost.		
8	MSTOP	0	R	Master STOP Condition Interrupt Flag
	Set when a STOP condition, then the			ully transmitted. If arbitration is lost during the transmission of the STOP set.
7	NACK	0	R	Not Acknowledge Received Interrupt Flag
	Set when a NACK	has been receive	ed.	
6	ACK	0	R	Acknowledge Received Interrupt Flag
	Set when an ACK	has been receive	d.	

Bit	Name	Reset	Access	Description
5	RXDATAV	0	R	Receive Data Valid Interrupt Flag
	Set when data is	available in the re	eceive buffer.	Cleared automatically when the receive buffer is read.
4	TXBL	1	R	Transmit Buffer Level Interrupt Flag
	Set when the tra	nsmit buffer becor	mes empty. Cl	leared automatically when new data is written to the transmit buffer.
3	TXC	0	R	Transfer Completed Interrupt Flag
	Set when the tra	nsmit shift registe	r becomes em	npty and there is no more data in the transmit buffer.
2	ADDR	0	R	Address Interrupt Flag
	Set when incomi	ng address is acc	epted, i.e. owi	n address or general call address is received.
1	RSTART	0	R	Repeated START Condition Interrupt Flag
	Set when a repea	ated start conditio	n is detected.	
0	START	0	R	START Condition Interrupt Flag
	Set when a start	condition is succe	essfully transm	nitted.

17.5.15 I2Cn_IFS - Interrupt Flag Set Register

Offset															Ві	t Po	siti	on														
0x038	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	ω	7	9	2	4	က	2	_	0
Reset														0	0	0	0	0	0	0	0	0	0	0	0	0			0	0	0	0
Access														W	W	×	W	W	W	W	W	N N	W	W	W	M			×	M	N V	W1
Name														CLERR	RXFULL	SSTOP	СГТО	BITO	RXUF	TXOF	BUSHOLD	BUSERR	ARBLOST	MSTOP	NACK	ACK			TXC	ADDR	RSTART	START

Bit	Name	Reset	Access	Description
31:19	Reserved	To ensure contions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
18	CLERR	0	W1	Set CLERR Interrupt Flag
	Write 1 to set the CL	ERR interrupt fla	ng	
17	RXFULL	0	W1	Set RXFULL Interrupt Flag
	Write 1 to set the RX	KFULL interrupt fl	lag	
16	SSTOP	0	W1	Set SSTOP Interrupt Flag
	Write 1 to set the SS	STOP interrupt fla	ag	
15	CLTO	0	W1	Set CLTO Interrupt Flag
	Write 1 to set the CL	TO interrupt flag		
14	BITO	0	W1	Set BITO Interrupt Flag
	Write 1 to set the BI	TO interrupt flag		
13	RXUF	0	W1	Set RXUF Interrupt Flag
	Write 1 to set the RX	(UF interrupt flag	l	
12	TXOF	0	W1	Set TXOF Interrupt Flag
	Write 1 to set the TX	OF interrupt flag		
11	BUSHOLD	0	W1	Set BUSHOLD Interrupt Flag
	Write 1 to set the BU	JSHOLD interrup	t flag	
10	BUSERR	0	W1	Set BUSERR Interrupt Flag
	Write 1 to set the BU	JSERR interrupt	flag	
9	ARBLOST	0	W1	Set ARBLOST Interrupt Flag
	Write 1 to set the AF	RBLOST interrupt	t flag	
8	MSTOP	0	W1	Set MSTOP Interrupt Flag
	Write 1 to set the MS	STOP interrupt fla	ag	
7	NACK	0	W1	Set NACK Interrupt Flag
	Write 1 to set the NA	ACK interrupt flag	l	
6	ACK	0	W1	Set ACK Interrupt Flag
	Write 1 to set the AC	CK interrupt flag		
5:4	Reserved	To ensure contions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-

Bit	Name	Reset	Access	Description	
3	TXC	0	W1	Set TXC Interrupt Flag	
	Write 1 to set the	e TXC interrupt flag	9		
2	ADDR	0	W1	Set ADDR Interrupt Flag	
	Write 1 to set the	e ADDR interrupt fl	ag		
1	RSTART	0	W1	Set RSTART Interrupt Flag	
	Write 1 to set the	e RSTART interrup	t flag		
0	START	0	W1	Set START Interrupt Flag	
	Write 1 to set the	e START interrupt t	flag		

17.5.16	I2Cn_I	FC - I	nter	rup	t Fla	ag C	lea	r Re	gist	ter																					
Offset														Bi	t Po	siti	on														
0x03C	31	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	1	10	6	8	7	9	5	4	3	2	_	0
Reset													0	0	0	0	0	0	0	0	0	0	0	0	0			0	0	0	0
Access													(R)W1	(R)W1	(R)W1	(R)W1	(R)W1	(R)W1	(R)W1	(R)W1	(R)W1	(R)W1	(R)W1	(R)W1	(R)W1			(R)W1	(R)W1	(R)W1	(R)W1
Name													CLERR	RXFULL	SSTOP	CLTO	BITO	RXUF	TXOF	BUSHOLD	BUSERR	ARBLOST	MSTOP	NACK	ACK			TXC	ADDR	RSTART	START
Bit	Nam	е				Re	set			Ac	ces	s I	Des	crip	tion	1															
31:19	Rese	rved				To tio		ure	com	pati	bility	/ wit	h fu	ture	dev	rices	, alı	vay	s wr	ite b	its t	o 0.	Мог	re in	forn	natio	on in	1.2	Col	nver	7-
18	CLE	RR				0				(R)	W1	(Clea	ır Cl	LER	R Ir	nter	rupt	Fla	g											

				CLE SST SST SST TXC TXC NAC ARB BUS BUS BUS BUS ACK ACK ACK ACK ACK ACK ACK ACK ACK ACK
Bit	Name	Reset	Access	Description
31:19	Reserved	To ensure co	ompatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
18	CLERR	0	(R)W1	Clear CLERR Interrupt Flag
		e CLERR interrup t be enabled globa		ng returns the value of the IF and clears the corresponding interrupt flags
17	RXFULL	0	(R)W1	Clear RXFULL Interrupt Flag
		e RXFULL interru t be enabled globa		ling returns the value of the IF and clears the corresponding interrupt flags
16	SSTOP	0	(R)W1	Clear SSTOP Interrupt Flag
		e SSTOP interrup t be enabled globa		ng returns the value of the IF and clears the corresponding interrupt flags
15	CLTO	0	(R)W1	Clear CLTO Interrupt Flag
		e CLTO interrupt f t be enabled globa		g returns the value of the IF and clears the corresponding interrupt flags .
14	ВІТО	0	(R)W1	Clear BITO Interrupt Flag
		e BITO interrupt fl t be enabled globa		returns the value of the IF and clears the corresponding interrupt flags
13	RXUF	0	(R)W1	Clear RXUF Interrupt Flag
		e RXUF interrupt t t be enabled globa		g returns the value of the IF and clears the corresponding interrupt flags
12	TXOF	0	(R)W1	Clear TXOF Interrupt Flag
		e TXOF interrupt t t be enabled globa		g returns the value of the IF and clears the corresponding interrupt flags
11	BUSHOLD	0	(R)W1	Clear BUSHOLD Interrupt Flag
	Write 1 to clear th flags (This feature			eading returns the value of the IF and clears the corresponding interrupt MSC.).
10	BUSERR	0	(R)W1	Clear BUSERR Interrupt Flag
		e BUSERR interru t be enabled globa		ding returns the value of the IF and clears the corresponding interrupt flags i.
9	ARBLOST	0	(R)W1	Clear ARBLOST Interrupt Flag
		e ARBLOST interi t be enabled globa		ading returns the value of the IF and clears the corresponding interrupt flags i.

Bit	Name	Reset	Access	Description
8	MSTOP	0	(R)W1	Clear MSTOP Interrupt Flag
		the MSTOP interrup est be enabled glob		ing returns the value of the IF and clears the corresponding interrupt flags .
7	NACK	0	(R)W1	Clear NACK Interrupt Flag
		the NACK interrupt est be enabled glob	•	g returns the value of the IF and clears the corresponding interrupt flags .
6	ACK	0	(R)W1	Clear ACK Interrupt Flag
		the ACK interrupt fl enabled globally in		returns the value of the IF and clears the corresponding interrupt flags (This
5:4	Reserved	To ensure o	compatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
3	TXC	0	(R)W1	Clear TXC Interrupt Flag
		the TXC interrupt florenabled globally in	•	returns the value of the IF and clears the corresponding interrupt flags (This
2	ADDR	0	(R)W1	Clear ADDR Interrupt Flag
		the ADDR interrupt est be enabled glob		g returns the value of the IF and clears the corresponding interrupt flags .
1	RSTART	0	(R)W1	Clear RSTART Interrupt Flag
		the RSTART interruist be enabled glob		ling returns the value of the IF and clears the corresponding interrupt flags .
0	START	0	(R)W1	Clear START Interrupt Flag
		the START interrup est be enabled glob		ng returns the value of the IF and clears the corresponding interrupt flags .

17.5.17 I2Cn_IEN - Interrupt Enable Register

Offset															Ві	t Po	siti	on														
0x040	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	7	10	6	8	7	9	5	4	က	2	_	0
Reset		•					•		•		•		•	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Access														₽	M	Z N	R M	% M	₩ M	₩ M	₽	₩ M	₽	Z.	Z N	R M	Z N	₩ M	₽	R M M	₽	R W
Name														CLERR	RXFULL	SSTOP	CLTO	ВІТО	RXUF	TXOF	BUSHOLD	BUSERR	ARBLOST	MSTOP	NACK	ACK	RXDATAV	TXBL	TXC	ADDR	RSTART	START

Bit	Name	Reset	Access	Description
31:19	Reserved	To ensure contions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
18	CLERR	0	RW	CLERR Interrupt Enable
	Enable/disable th	ne CLERR interrupt		
17	RXFULL	0	RW	RXFULL Interrupt Enable
	Enable/disable th	ne RXFULL interrupt		
16	SSTOP	0	RW	SSTOP Interrupt Enable
	Enable/disable th	ne SSTOP interrupt		
15	CLTO	0	RW	CLTO Interrupt Enable
	Enable/disable th	ne CLTO interrupt		
14	BITO	0	RW	BITO Interrupt Enable
	Enable/disable th	ne BITO interrupt		
13	RXUF	0	RW	RXUF Interrupt Enable
	Enable/disable th	ne RXUF interrupt		
12	TXOF	0	RW	TXOF Interrupt Enable
	Enable/disable th	ne TXOF interrupt		
11	BUSHOLD	0	RW	BUSHOLD Interrupt Enable
	Enable/disable th	ne BUSHOLD interru	pt	
10	BUSERR	0	RW	BUSERR Interrupt Enable
	Enable/disable th	ne BUSERR interrup	t	
9	ARBLOST	0	RW	ARBLOST Interrupt Enable
	Enable/disable th	ne ARBLOST interru	pt	
8	MSTOP	0	RW	MSTOP Interrupt Enable
	Enable/disable th	ne MSTOP interrupt		
7	NACK	0	RW	NACK Interrupt Enable
	Enable/disable th	ne NACK interrupt		
6	ACK	0	RW	ACK Interrupt Enable
	Enable/disable th	ne ACK interrupt		

Bit	Name	Reset	Access	Description
5	RXDATAV	0	RW	RXDATAV Interrupt Enable
	Enable/disable the RX	CDATAV interrup	t	
4	TXBL	0	RW	TXBL Interrupt Enable
	Enable/disable the TX	(BL interrupt		
3	TXC	0	RW	TXC Interrupt Enable
	Enable/disable the TX	(C interrupt		
2	ADDR	0	RW	ADDR Interrupt Enable
	Enable/disable the AD	DDR interrupt		
1	RSTART	0	RW	RSTART Interrupt Enable
	Enable/disable the RS	START interrupt		
0	START	0	RW	START Interrupt Enable
	Enable/disable the ST	ART interrupt		

17.5.18 I2Cn_ROUTEPEN - I/O Routing Pin Enable Register

Offset															Ві	t Po	siti	on														
0x044	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	7	10	စ	∞	7	9	5	4	က	2	_	0
Reset		•					•		•		•		•	•	•			•	•	•			•	•	•				'		0	0
Access																															Z.	RW
Name																															SCLPEN	SDAPEN

Bit	Name	Reset	Access	Description
31:2	Reserved	To ensure contions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
1	SCLPEN	0	RW	SCL Pin Enable
	When set, the SCL pi	n of the I ² C is er	nabled.	
0	SDAPEN	0	RW	SDA Pin Enable
	When set, the SDA pi	n of the I ² C is e	nabled.	

17.5.19 I2Cn_ROUTELOC0 - I/O Routing Location Register

17.5.19	IZCN_ROUT	ELUC) - I/(O Routi	ng L	ocali	OII K	gu	ster															
Offset										Ві	it Po	sition												
0x048	29 3	28	26	25	23	22	2 2	6	2 8	12	16	5 4	: 1	73	2 =	9	o 8	7	9	2	4	ი ი	_	0
Reset																0x00						00×0		
Access																₩ ∑						₩ M		
Name																SCLLOC						SDALOC		
D.''	N										4.													
Bit 31:14	Name Reserved			Reset			Acces				otion				write	hita t	- 0 M	vo i	o fo ru	aatia	n in	1200		
31.14	Reserved			tions	sure c	ж	aupiii	. <i>y</i> w	nun nu	lure	aevi	ces, a	aivv	ays	write	ons i	O U. IVIC	ore ir	IIOIII	Talic)[]	1.2 Cc	rive	11-
13:8	SCLLOC			0x00			₹W		I/O I	Loca	ation	1												
	Decides th	ne locat	ion o	of the I ² 0	C SCI	L pin																		
	Value			Mode					Des	cript	tion													_
	0			LOC0					Loca	atior	า 0													
	1			LOC1					Loca	atior	1 1													
	2			LOC2					Loca	atior	12													
	3			LOC3					Loca	atior	า 3													
	4			LOC4					Loca	atior	1 4													
	5			LOC5					Loca															
	6			LOC6					Loca															
	7			LOC7					Loca															
	8			LOC8					Loca															
	9			LOC9	^				Loca															
	10			LOC1					Loca															
	11 12			LOC1					Loca															
	13			LOC1					Loca															
	14			LOC1					Loca															
	15			LOC1					Loca															
	16			LOC1					Loca															
	17			LOC1					Loca															
	18			LOC1					Loca															
	19			LOC1					Loca															
	20			LOC2					Loca															
	21			LOC2					Loca															
	22			1.000					Loo															

Location 22

LOC22


22

Bit	Name	Reset A	ss Description	
	23	LOC23	Location 23	
	24	LOC24	Location 24	
	25	LOC25	Location 25	
	26	LOC26	Location 26	
	27	LOC27	Location 27	
	28	LOC28	Location 28	
	29	LOC29	Location 29	
	30	LOC30	Location 30	
	31	LOC31	Location 31	
7:6	Reserved	To ensure compa	ity with future devices,	always write bits to 0. More information in 1.2 Conven-
5:0	SDALOC	0x00 F	I/O Location	
	Decides the loca	ation of the I ² C SDA pin.		
	Value	Mode	Description	
	0	LOC0	Location 0	
	1	LOC1	Location 1	
	2	LOC2	Location 2	
	3	LOC3	Location 3	
	4	LOC4	Location 4	
	5	LOC5	Location 5	
	6	LOC6	Location 6	
	7	LOC7	Location 7	
	8	LOC8	Location 8	
	9	LOC9	Location 9	
	10	LOC10	Location 10	
	11	LOC11	Location 11	
	12	LOC12	Location 12	
	13	LOC13	Location 13	
	14	LOC14	Location 14	
	15	LOC15	Location 15	
	16	LOC16	Location 16	
	17	LOC17	Location 17	
	18	LOC18	Location 18	
	19	LOC19	Location 19	
	20	LOC20	Location 20	
	21	LOC21	Location 21	
	22	LOC22	Location 22	

Bit	Name	Reset	Access	Description
	23	LOC23		Location 23
	24	LOC24		Location 24
	25	LOC25		Location 25
	26	LOC26		Location 26
	27	LOC27		Location 27
	28	LOC28		Location 28
	29	LOC29		Location 29
	30	LOC30		Location 30
	31	LOC31		Location 31
	-			

18. USART - Universal Synchronous Asynchronous Receiver/Transmitter





Quick Facts

What?

The USART handles high-speed UART, SPI-bus, SmartCards, and IrDA communication.

Why?

Serial communication is frequently used in embedded systems and the USART allows efficient communication with a wide range of external devices.

How?

The USART has a wide selection of operating modes, frame formats and baud rates. The multi-processor mode allows the USART to remain idle when not addressed. Triple buffering and DMA support makes high data-rates possible with minimal CPU intervention and it is possible to transmit and receive large frames while the MCU remains in EM1 Sleep.

18.1 Introduction

The Universal Synchronous Asynchronous serial Receiver and Transmitter (USART) is a very flexible serial I/O module. It supports full duplex asynchronous UART communication as well as RS-485, SPI, MicroWire and 3-wire. It can also interface with ISO7816 Smart-Cards, and IrDA devices.

18.2 Features

- · Asynchronous and synchronous (SPI) communication
- · Full duplex and half duplex
- Separate TX/RX enable
- · Separate receive / transmit multiple entry buffers, with additional separate shift registers
- Programmable baud rate, generated as an fractional division from the peripheral clock (HFPERCLK_{USARTn})
- · Max bit-rate
 - SPI master mode, peripheral clock rate/2
 - SPI slave mode, peripheral clock rate/8
 - UART mode, peripheral clock rate/16, 8, 6, or 4
- · Asynchronous mode supports
 - · Majority vote baud-reception
 - · False start-bit detection
 - · Break generation/detection
 - · Multi-processor mode
- · Synchronous mode supports
 - · All 4 SPI clock polarity/phase configurations
 - · Master and slave mode
- · Data can be transmitted LSB first or MSB first
- Configurable number of data bits, 4-16 (plus the parity bit, if enabled)
 - · HW parity bit generation and check
- Configurable number of stop bits in asynchronous mode: 0.5, 1, 1.5, 2
- · HW collision detection
- · Multi-processor mode
- IrDA modulator
- · SmartCard (ISO7816) mode
- · I2S mode
- Separate interrupt vectors for receive and transmit interrupts
- · Loopback mode
 - · Half duplex communication
 - · Communication debugging
- PRS RX input
- · 8 bit Timer
- · Hardware Flow Control
- · Automatic Baud Rate Detection

18.3 Functional Description

An overview of the USART module is shown in Figure 18.1 USART Overview on page 529.

This section describes all possible USART features. Refer to the device data sheet to see what features a specific USART instance supports.




Figure 18.1. USART Overview

18.3.1 Modes of Operation

The USART operates in either asynchronous or synchronous mode.

In synchronous mode, a separate clock signal is transmitted with the data. This clock signal is generated by the bus master, and both the master and slave sample and transmit data according to this clock. Both master and slave modes are supported by the USART. The synchronous communication mode is compatible with the Serial Peripheral Interface Bus (SPI) standard.

In asynchronous mode, no separate clock signal is transmitted with the data on the bus. The USART receiver thus has to determine where to sample the data on the bus from the actual data. To make this possible, additional synchronization bits are added to the data when operating in asynchronous mode, resulting in a slight overhead.

Asynchronous or synchronous mode can be selected by configuring SYNC in USARTn_CTRL. The options are listed with supported protocols in Table 18.1 USART Asynchronous Vs. Synchronous Mode on page 530. Full duplex and half duplex communication is supported in both asynchronous and synchronous mode.

Table 18.1. USART Asynchronous Vs. Synchronous Mode

SYNC Communication Mode		Supported Protocols		
0 Asynchronous		RS-232, RS-485 (w/external driver), IrDA, ISO 7816		
1	Synchronous	SPI, MicroWire, 3-wire		

Table 18.2 USART Pin Usage on page 530 explains the functionality of the different USART pins when the USART operates in different modes. Pin functionality enclosed in square brackets is optional, and depends on additional configuration parameters. LOOPBK and MASTER are discussed in 18.3.2.14 Local Loopback and 18.3.3.3 Master Mode respectively.

Table 18.2. USART Pin Usage

SYNC	LOOPBK	MASTER	Pin functionality				
31110			U(S)n_TX (MOSI)	U(S)n_RX (MISO)	USn_CLK	USn_CS	
0	0	х	Data out	Data in	-	[Driver enable]	
0	1	х	Data out/in	-	-	[Driver enable]	
1	0	0	Data in	Data out	Clock in	Slave select	
1	0	1	Data out	Data in	Clock out	[Auto slave select]	
1	1	0	Data out/in	-	Clock in	Slave select	
1	1	1	Data out/in	-	Clock out	[Auto slave select]	

18.3.2 Asynchronous Operation

18.3.2.1 Frame Format

The frame format used in asynchronous mode consists of a set of data bits in addition to bits for synchronization and optionally a parity bit for error checking. A frame starts with one start-bit (S), where the line is driven low for one bit-period. This signals the start of a frame, and is used for synchronization. Following the start bit are 4 to 16 data bits and an optional parity bit. Finally, a number of stop-bits, where the line is driven high, end the frame. An example frame is shown in Figure 18.2 USART Asynchronous Frame Format on page 531.




Figure 18.2. USART Asynchronous Frame Format

The number of data bits in a frame is set by DATABITS in USARTn_FRAME, see Table 18.3 USART Data Bits on page 531, and the number of stop-bits is set by STOPBITS in USARTn_FRAME, see Table 18.4 USART Stop Bits on page 531. Whether or not a parity bit should be included, and whether it should be even or odd is defined by PARITY, also in USARTn_FRAME. For communication to be possible, all parties of an asynchronous transfer must agree on the frame format being used.

Table 18.3. USART Data Bits

DATA BITS [3:0]	Number of Data bits
0001	4
0010	5
0011	6
0100	7
0101	8 (Default)
0110	9
0111	10
1000	11
1001	12
1010	13
1011	14
1100	15
1101	16

Table 18.4. USART Stop Bits

STOP BITS [1:0]	Number of Stop bits
00	0.5
01	1 (Default)
10	1.5
11	2

The order in which the data bits are transmitted and received is defined by MSBF in USARTn_CTRL. When MSBF is cleared, data in a frame is sent and received with the least significant bit first. When it is set, the most significant bit comes first.

The frame format used by the transmitter can be inverted by setting TXINV in USARTn_CTRL, and the format expected by the receiver can be inverted by setting RXINV in USARTn_CTRL. These bits affect the entire frame, not only the data bits. An inverted frame has a low idle state, a high start-bit, inverted data and parity bits, and low stop-bits.

18.3.2.2 Parity Bit Calculation and Handling

When parity bits are enabled, hardware automatically calculates and inserts any parity bits into outgoing frames, and verifies the received parity bits in incoming frames. This is true for both asynchronous and synchronous modes, even though it is mostly used in asynchronous communication. The possible parity modes are defined in Table 18.5 USART Parity Bits on page 532. When even parity is chosen, a parity bit is inserted to make the number of high bits (data + parity) even. If odd parity is chosen, the parity bit makes the total number of high bits odd.

Table 18.5. USART Parity Bits

PARITY BITS [1:0]	Description	
00	No parity bit (Default)	
01	Reserved	
10	Even parity	
11	Odd parity	

18.3.2.3 Clock Generation

The USART clock defines the transmission and reception data rate. When operating in asynchronous mode, the baud rate (bit-rate) is given by Figure 18.3 USART Baud Rate on page 533.

br = f_{HFPERCLK}/(oversample x (1 + USARTn_CLKDIV/256))

Figure 18.3. USART Baud Rate

where f_{HFPERCLK} is the peripheral clock (HFPERCLK_{USARTn}) frequency and oversample is the oversampling rate as defined by OVS in USARTn_CTRL, see Table 18.6 USART Oversampling on page 533.

Table 18.6. USART Oversampling

OVS [1:0]	Oversample
00	16
01	8
10	6
11	4

The USART has a fractional clock divider to allow the USART clock to be controlled more accurately than what is possible with a standard integral divider.

The clock divider used in the USART is a 20-bit value, with a 15-bit integral part and an 5-bit fractional part. The fractional part is configured in the lower 5 bits of DIV in USART_CLKDIV.

Fractional clock division is implemented by distributing the selected fraction over thirty two baud periods. The fractional part of the divider tells how many of these periods should be extended by one peripheral clock cycle.

Given a desired baud rate brdesired, the clock divider USARTn_CLKDIV can be calculated by using Figure 18.4 USART Desired Baud Rate on page 533:

USARTn_CLKDIV = 256 x (fHFPERCLK/(oversample x brdesired) - 1)

Figure 18.4. USART Desired Baud Rate

Table 18.7 USART Baud Rates @ 4MHz Peripheral Clock With 20 Bit CLKDIV on page 533 shows a set of desired baud rates and how accurately the USART is able to generate these baud rates when running at a 4 MHz peripheral clock, using 16x or 8x oversampling.

Table 18.7. USART Baud Rates @ 4MHz Peripheral Clock With 20 Bit CLKDIV

Desired baud	USARTn_OVS =00			USARTn_OVS =01		
rate [baud/s]	USARTn_CLKDIV/256 (to 32nd position)	Actual baud rate [baud/s]	Error %	USARTn_CLKDIV/256 (to 32nd position)	Actual baud rate [baud/s]	Error %
600	415.6563	600.015	0.003	832.3438	599.9925	-0.001
1200	207.3438	1199.94	-0.005	415.6563	1200.03	0.003
2400	103.1563	2400.24	0.010	207.3438	2399.88	-0.005
4800	51.09375	4799.04	-0.020	103.1563	4800.48	0.010
9600	25.03125	9603.842	0.040	51.09375	9598.08	-0.020
14400	16.375	14388.49	-0.080	33.71875	14401.44	0.010
19200	12.03125	19184.65	-0.080	25.03125	19207.68	0.040
28800	7.6875	28776.98	-0.080	16.375	28776.98	-0.080

Desired baud	USARTn_OVS =00			USARTn_OVS =01		
rate [baud/s]	USARTn_CLKDIV/256 (to 32nd position)	Actual baud rate [baud/s]	Error %	USARTn_CLKDIV/256 (to 32nd position)	Actual baud rate [baud/s]	Error %
38400	5.5	38461.54	0.160	12.03125	38369.3	-0.080
57600	3.34375	57553.96	-0.080	7.6875	57553.96	-0.080
76800	2.25	76923.08	0.160	5.5	76923.08	0.160
115200	1.15625	115942	0.644	3.34375	115107.9	-0.080
230400	0.09375	228571.4	-0.794	1.15625	231884.1	0.644

18.3.2.4 Auto Baud Detection

Setting AUTOBAUDEN in USARTn_CLKDIV uses the first frame received to automatically set the baud rate provided that it contains 0x55 (IrDA uses 0x00). AUTOBAUDEN can be used in a simple LIN configuration to auto detect the SYNC byte. The receiver will measure the number of local clock cycles between the beginning of the START bit and the beginning of the 8th data bit. The DIV field in USARTn_CLKDIV will be overwritten with the new value. The OVS in USARTn_CTRL and the +1 count of the Baud Rate equation are already factored into the result that gets written into the DIV field. To restart autobaud detection, clear AUTOBAUDEN and set it high again. Since the auto baud detection is done over 8 baud times, only the upper 3 bits of the fractional part of the clock divider are populated.

18.3.2.5 Data Transmission

Asynchronous data transmission is initiated by writing data to the transmit buffer using one of the methods described in 18.3.2.6 Transmit Buffer Operation. When the transmission shift register is empty and ready for new data, a frame from the transmit buffer is loaded into the shift register, and if the transmitter is enabled, transmission begins. When the frame has been transmitted, a new frame is loaded into the shift register if available, and transmission continues. If the transmit buffer is empty, the transmitter goes to an idle state, waiting for a new frame to become available.

Transmission is enabled through the command register USARTn_CMD by setting TXEN, and disabled by setting TXDIS in the same command register. When the transmitter is disabled using TXDIS, any ongoing transmission is aborted, and any frame currently being transmitted is discarded. When disabled, the TX output goes to an idle state, which by default is a high value. Whether or not the transmitter is enabled at a given time can be read from TXENS in USARTn_STATUS.

When the USART transmitter is enabled and there is no data in the transmit shift register or transmit buffer, the TXC flag in USARTn_STATUS and the TXC interrupt flag in USARTn_IF are set, signaling that the transmission is complete. The TXC status flag is cleared when a new frame becomes available for transmission, but the TXC interrupt flag must be cleared by software.

18.3.2.6 Transmit Buffer Operation

The transmit-buffer is a multiple entry FIFO buffer. A frame can be loaded into the buffer by writing to USARTn_TXDATA, USARTn_TXDATAX, USARTn_TXDOUBLE or USARTn_TXDOUBLEX. Using USARTn_TXDATA allows 8 bits to be written to the buffer, while using USARTn_TXDOUBLE will write 2 frames of 8 bits to the buffer. If 9-bit frames are used, the 9th bit of the frames will in these cases be set to the value of BIT8DV in USARTn_CTRL.

To set the 9th bit directly and/or use transmission control, USARTn_TXDATAX and USARTn_TXDOUBLEX must be used. USARTn_TXDATAX allows 9 data bits to be written, as well as a set of control bits regarding the transmission of the written frame. Every frame in the buffer is stored with 9 data bits and additional transmission control bits. USARTn_TXDOUBLEX allows two frames, complete with control bits to be written at once. When data is written to the transmit buffer using USARTn_TXDATAX and USARTn_TXDOUBLEX, the 9th bit(s) written to these registers override the value in BIT8DV in USARTn_CTRL, and alone define the 9th bits that are transmitted if 9-bit frames are used. Figure 18.5 USART Transmit Buffer Operation on page 535 shows the basics of the transmit buffer when DATABITS in USARTn_FRAME is configured to less than 10 bits.




Figure 18.5. USART Transmit Buffer Operation

When writing more frames to the transmit buffer than there is free space for, the TXOF interrupt flag in USARTn_IF will be set, indicating the overflow. The data already in the transmit buffer is preserved in this case, and no data is written.

In addition to the interrupt flag TXC in USARTn_IF and status flag TXC in USARTn_STATUS which are set when the transmission is complete, TXBL in USARTn_STATUS and the TXBL interrupt flag in USARTn_IF are used to indicate the level of the transmit buffer. TXBIL in USARTn_CTRL controls the level at which these bits are set. If TXBIL is cleared, they are set whenever the transmit buffer becomes empty, and if TXBIL is set, they are set whenever the transmit buffer goes from full to half-full or empty. Both the TXBL status flag and the TXBL interrupt flag are cleared automatically when their condition becomes false.

There is a TXIDLE status bit in USARTn_STATUS to provide an indication of when the transmitter is idle. The combined count of TX buffer element 0, TX buffer element 1, and TX shift register is called TXBUFCNT in USARTn_STATUS. For large frames, the count is only of TX buffer entry 0 and the TX shifter register.

The transmit buffer, including the transmit shift register can be cleared by setting CLEARTX in USARTn_CMD. This will prevent the USART from transmitting the data in the buffer and shift register, and will make them available for new data. Any frame currently being transmitted will not be aborted. Transmission of this frame will be completed.

18.3.2.7 Frame Transmission Control

The transmission control bits, which can be written using USARTn_TXDATAX and USARTn_TXDOUBLEX, affect the transmission of the written frame. The following options are available:

- Generate break: By setting TXBREAK, the output will be held low during the stop-bit period to generate a framing error. A receiver that supports break detection detects this state, allowing it to be used e.g. for framing of larger data packets. The line is driven high before the next frame is transmitted so the next start condition can be identified correctly by the recipient. Continuous breaks lasting longer than a USART frame are thus not supported by the USART. GPIO can be used for this.
- Disable transmitter after transmission: If TXDISAT is set, the transmitter is disabled after the frame has been fully transmitted.
- Enable receiver after transmission: If RXENAT is set, the receiver is enabled after the frame has been fully transmitted. It is enabled in time to detect a start-bit directly after the last stop-bit has been transmitted.
- Unblock receiver after transmission: If UBRXAT is set, the receiver is unblocked and RXBLOCK is cleared after the frame has been fully transmitted.
- Tristate transmitter after transmission: If TXTRIAT is set, TXTRI is set after the frame has been fully transmitted, tristating the transmitter output. Tristating of the output can also be performed automatically by setting AUTOTRI. If AUTOTRI is set TXTRI is always read as 0.

Note: When in SmartCard mode with repeat enabled, none of the actions, except generate break, will be performed until the frame is transmitted without failure. Generation of a break in SmartCard mode with repeat enabled will cause the USART to detect a NACK on every frame.

18.3.2.8 Data Reception

Data reception is enabled by setting RXEN in USARTn_CMD. When the receiver is enabled, it actively samples the input looking for a transition from high to low indicating the start baud of a new frame. When a start baud is found, reception of the new frame begins if the receive shift register is empty and ready for new data. When the frame has been received, it is pushed into the receive buffer, making the shift register ready for another frame of data, and the receiver starts looking for another start baud. If the receive buffer is full, the received frame remains in the shift register until more space in the receive buffer is available. If an incoming frame is detected while both the receive buffer and the receive shift register are full, the data in the shift register is overwritten, and the RXOF interrupt flag in USARTn_IF is set to indicate the buffer overflow.

The receiver can be disabled by setting the command bit RXDIS in USARTn_CMD. Any frame currently being received when the receiver is disabled is discarded. Whether or not the receiver is enabled at a given time can be read out from RXENS in USARTn_STATUS.

18.3.2.9 Receive Buffer Operation

When data becomes available in the receive buffer, the RXDATAV flag in USARTn_STATUS, and the RXDATAV interrupt flag in USARTn_IF are set, and when the buffer becomes full, RXFULL in USARTn_STATUS and the RXFULL interrupt flag in USARTn_IF are set. The status flags RXDATAV and RXFULL are automatically cleared by hardware when their condition is no longer true. This also goes for the RXDATAV interrupt flag, but the RXFULL interrupt flag must be cleared by software. When the RXFULL flag is set, notifying that the buffer is full, space is still available in the receive shift register for one more frame.

Data can be read from the receive buffer in a number of ways. USARTn_RXDATA gives access to the 8 least significant bits of the received frame, and USARTn_RXDOUBLE makes it possible to read the 8 least significant bits of two frames at once, pulling two frames from the buffer. To get access to the 9th, most significant bit, USARTn_RXDATAX must be used. This register also contains status information regarding the frame. USARTn_RXDOUBLEX can be used to get two frames complete with the 9th bits and status bits.

When a frame is read from the receive buffer using USARTn_RXDATA or USARTn_RXDATAX, the frame is pulled out of the buffer, making room for a new frame. USARTn_RXDOUBLE and USARTn_RXDOUBLEX pull two frames out of the buffer. If an attempt is done to read more frames from the buffer than what is available, the RXUF interrupt flag in USARTn_IF is set to signal the underflow, and the data read from the buffer is undefined.

Frames can be read from the receive buffer without removing the data by using USARTn_RXDATAXP and USARTn_RXDOUBLEXP. USARTn_RXDATAXP gives access the first frame in the buffer with status bits, while USARTn_RXDOUBLEXP gives access to both frames with status bits. The data read from these registers when the receive buffer is empty is undefined. If the receive buffer contains one valid frame, the first frame in USARTn_RXDOUBLEXP will be valid. No underflow interrupt is generated by a read using these registers, i.e. RXUF in USARTn_IF is never set as a result of reading from USARTn_RXDATAXP or USARTn_RXDOUBLEXP.

The basic operation of the receive buffer when DATABITS in USARTn_FRAME is configured to less than 10 bits is shown in Figure 18.6 USART Receive Buffer Operation on page 537.




Figure 18.6. USART Receive Buffer Operation

The receive buffer, including the receive shift register can be cleared by setting CLEARRX in USARTn_CMD. Any frame currently being received will not be discarded.

18.3.2.10 Blocking Incoming Data

When using hardware frame recognition, as detailed in 18.3.2.20 Multi-Processor Mode and 18.3.2.21 Collision Detection, it is necessary to be able to let the receiver sample incoming frames without passing the frames to software by loading them into the receive buffer. This is accomplished by blocking incoming data.

Incoming data is blocked as long as RXBLOCK in USARTn_STATUS is set. When blocked, frames received by the receiver will not be loaded into the receive buffer, and software is not notified by the RXDATAV flag in USARTn_STATUS or the RXDATAV interrupt flag in USARTn_IF at their arrival. For data to be loaded into the receive buffer, RXBLOCK must be cleared in the instant a frame is fully received by the receiver. RXBLOCK is set by setting RXBLOCKEN in USARTn_CMD and disabled by setting RXBLOCKDIS also in USARTn_CMD. There is one exception where data is loaded into the receive buffer even when RXBLOCK is set. This is when an address frame is received when operating in multi-processor mode. See 18.3.2.20 Multi-Processor Mode for more information.

Frames received containing framing or parity errors will not result in the FERR and PERR interrupt flags in USARTn_IF being set while RXBLOCK in USARTn STATUS is set. Hardware recognition is not applied to these erroneous frames, and they are silently discarded.

Note:

- If a frame is received while RXBLOCK in USARTn_STATUS is cleared, but stays in the receive shift register because the receive buffer is full, the received frame will be loaded into the receive buffer when space becomes available even if RXBLOCK is set at that time.
- The overflow interrupt flag RXOF in USARTn_IF will be set if a frame in the receive shift register, waiting to be loaded into the receive buffer is overwritten by an incoming frame even though RXBLOCK in USARTn_STATUS is set.

18.3.2.11 Clock Recovery and Filtering

The receiver samples the incoming signal at a rate 16, 8, 6 or 4 times higher than the given baud rate, depending on the oversampling mode given by OVS in USARTn CTRL. Lower oversampling rates make higher baud rates possible, but give less room for errors.

When a high-to-low transition is registered on the input while the receiver is idle, this is recognized as a start-bit, and the baud rate generator is synchronized with the incoming frame.

For oversampling modes 16, 8 and 6, every bit in the incoming frame is sampled three times to gain a level of noise immunity. These samples are aimed at the middle of the bit-periods, as visualized in Figure 18.7 USART Sampling of Start and Data Bits on page 539. With OVS=0 in USARTn_CTRL, the start and data bits are thus sampled at locations 8, 9 and 10 in the figure, locations 4, 5 and 6 for OVS=1 and locations 3, 4, and 5 for OVS=2. The value of a sampled bit is determined by majority vote. If two or more of the three bit-samples are high, the resulting bit value is high. If the majority is low, the resulting bit value is low.

Majority vote is used for all oversampling modes except 4x oversampling. In this mode, a single sample is taken at position 3 as shown in Figure 18.7 USART Sampling of Start and Data Bits on page 539.

Majority vote can be disabled by setting MVDIS in USARTn CTRL.

If the value of the start bit is found to be high, the reception of the frame is aborted, filtering out false start bits possibly generated by noise on the input.




Figure 18.7. USART Sampling of Start and Data Bits

If the baud rate of the transmitter and receiver differ, the location each bit is sampled will be shifted towards the previous or next bit in the frame. This is acceptable for small errors in the baud rate, but for larger errors, it will result in transmission errors.

When the number of stop bits is 1 or more, stop bits are sampled like the start and data bits as seen in Figure 18.8 USART Sampling of Stop Bits when Number of Stop Bits are 1 or More on page 540. When a stop bit has been detected by sampling at positions 8, 9 and 10 for normal mode, or 4, 5 and 6 for smart mode, the USART is ready for a new start bit. As seen in Figure 18.8 USART Sampling of Stop Bits when Number of Stop Bits are 1 or More on page 540, a stop-bit of length 1 normally ends at c, but the next frame will be received correctly as long as the start-bit comes after position a for OVS=0 and OVS=3, and b for OVS=1 and OVS=2.




Figure 18.8. USART Sampling of Stop Bits when Number of Stop Bits are 1 or More

When working with stop bit lengths of half a baud period, the above sampling scheme no longer suffices. In this case, the stop-bit is not sampled, and no framing error is generated in the receiver if the stop-bit is not generated. The line must still be driven high before the next start bit however for the USART to successfully identify the start bit.

18.3.2.12 Parity Error

When parity bits are enabled, a parity check is automatically performed on incoming frames. When a parity error is detected in an incoming frame, the data parity error bit PERR in the frame is set, as well as the interrupt flag PERR in USARTn_IF. Frames with parity errors are loaded into the receive buffer like regular frames.

PERR can be accessed by reading the frame from the receive buffer using the USARTn_RXDATAX, USARTn_RXDATAXP, USARTn_RXDOUBLEX or USARTn_RXDOUBLEXP registers.

If ERRSTX in USARTn_CTRL is set, the transmitter is disabled on received parity and framing errors. If ERRSRX in USARTn_CTRL is set, the receiver is disabled on parity and framing errors.

18.3.2.13 Framing Error and Break Detection

A framing error is the result of an asynchronous frame where the stop bit was sampled to a value of 0. This can be the result of noise and baud rate errors, but can also be the result of a break generated by the transmitter on purpose.

When a framing error is detected in an incoming frame, the framing error bit FERR in the frame is set. The interrupt flag FERR in USARTn IF is also set. Frames with framing errors are loaded into the receive buffer like regular frames.

FERR can be accessed by reading the frame from the receive buffer using the USARTn_RXDATAX, USARTn_RXDATAXP, USARTn_RXDOUBLEX or USARTn_RXDOUBLEXP registers.

If ERRSTX in USARTn_CTRL is set, the transmitter is disabled on parity and framing errors. If ERRSRX in USARTn_CTRL is set, the receiver is disabled on parity and framing errors.

18.3.2.14 Local Loopback

The USART receiver samples U(S)n_RX by default, and the transmitter drives U(S)n_TX by default. This is not the only option however. When LOOPBK in USARTn_CTRL is set, the receiver is connected to the U(S)n_TX pin as shown in Figure 18.9 USART Local Loopback on page 541. This is useful for debugging, as the USART can receive the data it transmits, but it is also used to allow the USART to read and write to the same pin, which is required for some half duplex communication modes. In this mode, the U(S)n_TX pin must be enabled as an output in the GPIO.




Figure 18.9. USART Local Loopback

18.3.2.15 Asynchronous Half Duplex Communication

When doing full duplex communication, two data links are provided, making it possible for data to be sent and received at the same time. In half duplex mode, data is only sent in one direction at a time. There are several possible half duplex setups, as described in the following sections.

18.3.2.16 Single Data-link

In this setup, the USART both receives and transmits data on the same pin. This is enabled by setting LOOPBK in USARTn_CTRL, which connects the receiver to the transmitter output. Because they are both connected to the same line, it is important that the USART transmitter does not drive the line when receiving data, as this would corrupt the data on the line.

When communicating over a single data-link, the transmitter must thus be tristated whenever not transmitting data. This is done by setting the command bit TXTRIEN in USARTn_CMD, which tristates the transmitter. Before transmitting data, the command bit TXTRI-DIS, also in USARTn_CMD, must be set to enable transmitter output again. Whether or not the output is tristated at a given time can be read from TXTRI in USARTn_STATUS. If TXTRI is set when transmitting data, the data is shifted out of the shift register, but is not put out on U(S)n_TX.

When operating a half duplex data bus, it is common to have a bus master, which first transmits a request to one of the bus slaves, then receives a reply. In this case, the frame transmission control bits, which can be set by writing to USARTn_TXDATAX, can be used to make the USART automatically disable transmission, tristate the transmitter and enable reception when the request has been transmitted, making it ready to receive a response from the slave.

The timer, 18.3.10 Timer, can also be used to add delay between the RX and TX frames so that the interrupt service routine has time to process data that was just received before transmitting more data. Also hardware flow control is another method to insert time for processing the frame. RTS and CTS can be used to halt either the link partner's transmitter or the local transmitter. See the section on hardware flow control, 18.3.4 Hardware Flow Control, for more details.

Tristating the transmitter can also be performed automatically by the USART by using AUTOTRI in USARTn_CTRL. When AUTOTRI is set, the USART automatically tristates U(S)n_TX whenever the transmitter is idle, and enables transmitter output when the transmitter goes active. If AUTOTRI is set TXTRI is always read as 0.

Note: Another way to tristate the transmitter is to enable wired-and or wired-or mode in GPIO. For wired-and mode, outputting a 1 will be the same as tristating the output, and for wired-or mode, outputting a 0 will be the same as tristating the output. This can only be done on buses with a pull-up or pull-down resistor respectively.

18.3.2.17 Single Data-link With External Driver

Some communication schemes, such as RS-485 rely on an external driver. Here, the driver has an extra input which enables it, and instead of tristating the transmitter when receiving data, the external driver must be disabled.

This can be done manually by assigning a GPIO to turn the driver on or off, or it can be handled automatically by the USART. If AUTOCS in USARTn_CTRL is set, the USn_CS output is automatically activated a configurable number of baud periods before the transmitter starts transmitting data, and deactivated a configurable number of baud periods after the last bit has been transmitted and there is no more data in the transmit buffer to transmit. The number of baud periods are controlled by CSSETUP and CSHOLD in USARTn_TIMING. This feature can be used to turn the external driver on when transmitting data, and turn it off when the data has been transmitted.

The timer, 18.3.10 Timer, can also be used to configure CSSETUP and CSHOLD values between 1 to 256 baud-times by using TCMPVAL0, TCMPVAL1, or TCMPVAL2 for the TX sequencer.

USn CS is immediately deasserted when the transmitter becomes disabled.

Figure 18.10 USART Half Duplex Communication with External Driver on page 542 shows an example configuration where USn_CS is used to automatically enable and disable an external driver.




Figure 18.10. USART Half Duplex Communication with External Driver

The USn_CS output is active low by default, but its polarity can be changed with CSINV in USARTn_CTRL. AUTOCS works regardless of which mode the USART is in, so this functionality can also be used for automatic chip/slave select when in synchronous mode (e.g. SPI).

18.3.2.18 Two Data-links

Some limited devices only support half duplex communication even though two data links are available. In this case software is responsible for making sure data is not transmitted when incoming data is expected.

TXARXnEN in USARTn_TRIGCTRL may be used to automatically start transmission after the end of the RX frame plus any TXSTDE-LAY and CSSETUP delay in USARTn_TIMING. For enabling the receiver either use RXENAT in USARTn_TXDATAX or RXATXnEN in USARTn_TRIGCTRL.

18.3.2.19 Large Frames

As each frame in the transmit and receive buffers holds a maximum of 9 bits, both the elements in the buffers are combined when working with USART-frames of 10 or more data bits.

To transmit such a frame, at least two elements must be available in the transmit buffer. If only one element is available, the USART will wait for the second element before transmitting the combined frame. Both the elements making up the frame are consumed when transmitting such a frame.

When using large frames, the 9th bits in the buffers are unused. For an 11 bit frame, the 8 least significant bits are thus taken from the first element in the buffer, and the 3 remaining bits are taken from the second element as shown in Figure 18.11 USART Transmission of Large Frames on page 543. The first element in the transmit buffer, i.e. element 0 in Figure 18.11 USART Transmission of Large Frames on page 543 is the first element written to the FIFO, or the least significant byte when writing two bytes at a time using USARTn TXDOUBLE.




Figure 18.11. USART Transmission of Large Frames

As shown in Figure 18.11 USART Transmission of Large Frames on page 543, frame transmission control bits are taken from the second element in FIFO.

The two buffer elements can be written at the same time using the USARTn_TXDOUBLE or USARTn_TXDOUBLEX register. The TXDATAX0 bitfield then refers to buffer element 0, and TXDATAX1 refers to buffer element 1.




Figure 18.12. USART Transmission of Large Frames, MSBF

Figure 18.12 USART Transmission of Large Frames, MSBF on page 543 illustrates the order of the transmitted bits when an 11 bit frame is transmitted with MSBF set. If MSBF is set and the frame is smaller than 10 bits, only the contents of transmit buffer 0 will be transmitted.

When receiving a large frame, BYTESWAP in USARTn_CTRL determines the order the way the large frame is split into the two buffer elements. If BYTESWAP is cleared, the least significant 8 bits of the received frame are loaded into the first element of the receive buffer, and the remaining bits are loaded into the second element, as shown in Figure 18.13 USART Reception of Large Frames on page 544. The first byte read from the buffer thus contains the 8 least significant bits. Set BYTESWAP to reverse the order.

The status bits are loaded into both elements of the receive buffer. The frame is not moved from the receive shift register before there are two free spaces in the receive buffer.




Figure 18.13. USART Reception of Large Frames

The two buffer elements can be read at the same time using the USARTn_RXDOUBLE or USARTn_RXDOUBLEX register. RXDATA0 then refers to buffer element 0 and RXDATA1 refers to buffer element 1.

Large frames can be used in both asynchronous and synchronous modes.

18.3.2.20 Multi-Processor Mode

To simplify communication between multiple processors, the USART supports a special multi-processor mode. In this mode the 9th data bit in each frame is used to indicate whether the content of the remaining 8 bits is data or an address.

When multi-processor mode is enabled, an incoming 9-bit frame with the 9th bit equal to the value of MPAB in USARTn_CTRL is identified as an address frame. When an address frame is detected, the MPAF interrupt flag in USARTn_IF is set, and the address frame is loaded into the receive register. This happens regardless of the value of RXBLOCK in USARTn_STATUS.

Multi-processor mode is enabled by setting MPM in USARTn_CTRL, and the value of the 9th bit in address frames can be set in MPAB. Note that the receiver must be enabled for address frames to be detected. The receiver can be blocked however, preventing data from being loaded into the receive buffer while looking for address frames.

Basic usage of the multi-processor mode is as follows:

- 1. All slaves enable multi-processor mode and, enable and block the receiver. They will now not receive data unless it is an address frame. MPAB in USARTn_CTRL is set to identify frames with the 9th bit high as address frames.
- 2. The master sends a frame containing the address of a slave and with the 9th bit set
- 3. All slaves receive the address frame and get an interrupt. They can read the address from the receive buffer. The selected slave unblocks the receiver to start receiving data from the master.
- 4. The master sends data with the 9th bit cleared
- 5. Only the slave with RX enabled receives the data. When transmission is complete, the slave blocks the receiver and waits for a new address frame.

When a slave has received an address frame and wants to receive the following data, it must make sure the receiver is unblocked before the next frame has been completely received in order to prevent data loss.

BIT8DV in USARTn_CTRL can be used to specify the value of the 9th bit without writing to the transmit buffer with USARTn_TXDATAX or USARTn_TXDOUBLEX, giving higher efficiency in multi-processor mode, as the 9th bit is only set when writing address frames, and 8-bit writes to the USART can be used when writing the data frames.

18.3.2.21 Collision Detection

The USART supports a basic form of collision detection. When the receiver is connected to the output of the transmitter, either by using the LOOPBK bit in USARTn_CTRL or through an external connection, this feature can be used to detect whether data transmitted on the bus by the USART did get corrupted by a simultaneous transmission by another device on the bus.

For collision detection to be enabled, CCEN in USARTn_CTRL must be set, and the receiver enabled. The data sampled by the receiver is then continuously compared with the data output by the transmitter. If they differ, the CCF interrupt flag in USARTn_IF is set. The collision check includes all bits of the transmitted frames. The CCF interrupt flag is set once for each bit sampled by the receiver that differs from the bit output by the transmitter. When the transmitter output is disabled, i.e. the transmitter is tristated, collisions are not registered.

18.3.2.22 SmartCard Mode

In SmartCard mode, the USART supports the ISO 7816 I/O line T0 mode. With exception of the stop-bits (guard time), the 7816 data frame is equal to the regular asynchronous frame. In this mode, the receiver pulls the line low for one baud, half a baud into the guard time to indicate a parity error. This NAK can for instance be used by the transmitter to re-transmit the frame. SmartCard mode is a half duplex asynchronous mode, so the transmitter must be tristated whenever not transmitting data.

To enable SmartCard mode, set SCMODE in USARTn_CTRL, set the number of databits in a frame to 8, and configure the number of stopbits to 1.5 by writing to STOPBITS in USARTn_FRAME.

The SmartCard mode relies on half duplex communication on a single line, so for it to work, both the receiver and transmitter must work on the same line. This can be achieved by setting LOOPBK in USARTn_CTRL or through an external connection. The TX output should be configured as open-drain in the GPIO module.

When no parity error is identified by the receiver, the data frame is as shown in Figure 18.14 USART ISO 7816 Data Frame Without Error on page 546. The frame consists of 8 data bits, a parity bit, and 2 stop bits. The transmitter does not drive the output line during the guard time.




Figure 18.14. USART ISO 7816 Data Frame Without Error

If a parity error is detected by the receiver, it pulls the line I/O line low after half a stop bit, see Figure 18.15 USART ISO 7816 Data Frame With Error on page 546. It holds the line low for one bit-period before it releases the line. In this case, the guard time is extended by one bit period before a new transmission can start, resulting in a total of 3 stop bits.




Figure 18.15. USART ISO 7816 Data Frame With Error

On a parity error, the NAK is generated by hardware. The NAK generated by the receiver is sampled as the stop-bit of the frame. Because of this, parity errors when in SmartCard mode are reported with both a parity error and a framing error.

When transmitting a T0 frame, the USART receiver on the transmitting side samples position 16, 17 and 18 in the stop-bit to detect the error signal when in 16x oversampling mode as shown in Figure 18.16 USART SmartCard Stop Bit Sampling on page 547. Sampling at this location places the stop-bit sample in the middle of the bit-period used for the error signal (NAK).

If a NAK is transmitted by the receiver, it will thus appear as a framing error at the transmitter, and the FERR interrupt flag in USARTn_IF will be set. If SCRETRANS USARTn_CTRL is set, the transmitter will automatically retransmit a NACK'ed frame. The transmitter will retransmit the frame until it is ACK'ed by the receiver. This only works when the number of databits in a frame is configured to 8.

Set SKIPPERRF in USARTn_CTRL to make the receiver discard frames with parity errors. The PERR interrupt flag in USARTn_IF is set when a frame is discarded because of a parity error.




Figure 18.16. USART SmartCard Stop Bit Sampling

For communication with a SmartCard, a clock signal needs to be generated for the card. This clock output can be generated using one of the timers. See the ISO 7816 specification for more info on this clock signal.

SmartCard T1 mode is also supported. The T1 frame format used is the same as the asynchronous frame format with parity bit enabled and one stop bit. The USART must then be configured to operate in asynchronous half duplex mode.

18.3.3 Synchronous Operation

Most of the features in asynchronous mode are available in synchronous mode. Multi-processor mode can be enabled for 9-bit frames, loopback is available and collision detection can be performed.

18.3.3.1 Frame Format

The frames used in synchronous mode need no start and stop bits since a single clock is available to all parts participating in the communication. Parity bits cannot be used in synchronous mode.

The USART supports frame lengths of 4 to 16 bits per frame. Larger frames can be simulated by transmitting multiple smaller frames, i.e. a 22 bit frame can be sent using two 11-bit frames, and a 21 bit frame can be generated by transmitting three 7-bit frames. The number of bits in a frame is set using DATABITS in USARTn_FRAME.

The frames in synchronous mode are by default transmitted with the least significant bit first like in asynchronous mode. The bit-order can be reversed by setting MSBF in USARTn CTRL.

The frame format used by the transmitter can be inverted by setting TXINV in USARTn_CTRL, and the format expected by the receiver can be inverted by setting RXINV, also in USARTn_CTRL.

18.3.3.2 Clock Generation

The bit-rate in synchronous mode is given by Figure 18.17 USART Synchronous Mode Bit Rate on page 548. As in the case of asynchronous operation, the clock division factor have a 15-bit integral part and a 5-bit fractional part.

$$br = f_{HFPERCLK}/(2 \times (1 + USARTn_CLKDIV/256))$$

Figure 18.17. USART Synchronous Mode Bit Rate

Given a desired baud rate brdesired, the clock divider USARTn_CLKDIV can be calculated using Figure 18.18 USART Synchronous Mode Clock Division Factor on page 548

Figure 18.18. USART Synchronous Mode Clock Division Factor

When the USART operates in master mode, the highest possible bit rate is half the peripheral clock rate. When operating in slave mode however, the highest bit rate is an eighth of the peripheral clock:

- Master mode: br_{max} = f_{HFPERCLK}/2
- Slave mode: br_{max} = f_{HFPERCLK}/8

On every clock edge data on the data lines, MOSI and MISO, is either set up or sampled. When CLKPHA in USARTn_CTRL is cleared, data is sampled on the leading clock edge and set-up is done on the trailing edge. If CLKPHA is set however, data is set-up on the leading clock edge, and sampled on the trailing edge. In addition to this, the polarity of the clock signal can be changed by setting CLKPOL in USARTn_CTRL, which also defines the idle state of the clock. This results in four different modes which are summarized in Table 18.8 USART SPI Modes on page 548. Figure 18.19 USART SPI Timing on page 548 shows the resulting timing of data set-up and sampling relative to the bus clock.

Table 18.8. USART SPI Modes

SPI mode	CLKPOL	CLKPHA	Leading Edge	Trailing Edge
0	0	0	Rising, sample	Falling, set-up
1	0	1	Rising, set-up	Falling, sample
2	1	0	Falling, sample	Rising, set-up
3	1	1	Falling, set-up	Rising, sample




Figure 18.19. USART SPI Timing

If CPHA=1, the TX underflow flag, TXUF, will be set on the first setup clock edge of a frame in slave mode if TX data is not available. If CPHA=0, TXUF is set if data is not available in the transmit buffer three HFPERCLK cycles prior to the first sample clock edge. The

RXDATAV flag is updated on the last sample clock edge of a transfer, while the RX overflow interrupt flag, RXOF, is set on the first sample clock edge if the receive buffer overflows. When a transfer has been performed, interrupt flags TXBL and TXC are updated on the first setup clock edge of the succeeding frame, or when CS is deasserted.

18.3.3.3 Master Mode

When in master mode, the USART is in full control of the data flow on the synchronous bus. When operating in full duplex mode, the slave cannot transmit data to the master without the master transmitting to the slave. The master outputs the bus clock on USn_CLK.

Communication starts whenever there is data in the transmit buffer and the transmitter is enabled. The USART clock then starts, and the master shifts bits out from the transmit shift register using the internal clock.

When there are no more frames in the transmit buffer and the transmit shift register is empty, the clock stops, and communication ends. When the receiver is enabled, it samples data using the internal clock when the transmitter transmits data. Operation of the RX and TX buffers is as in asynchronous mode.

18.3.3.4 Operation of USn_CS Pin

When operating in master mode, the USn CS pin can have one of two functions, or it can be disabled.

If USn_CS is configured as an output, it can be used to automatically generate a chip select for a slave by setting AUTOCS in USARTn_CTRL. If AUTOCS is set, USn_CS is activated before a transmission begins, and deactivated after the last bit has been transmitted and there is no more data in the transmit buffer.

The time between when CS is asserted and the first bit is transmitted can be controlled using the USART Timer and with CSSETUP in USARTn_TIMING. Any of the three comparators can be used to set this delay. If new data is ready for transmission before CS is deas-serted, the data is sent without deasserting CS in between. CSHOLD in USARTn_TIMING keeps CS asserted after the end of frame for the number of baud-times specified.

By default, USn CS is active low, but its polarity can be inverted by setting CSINV in USARTn CTRL.

When USn_CS is configured as an input, it can be used by another master that wants control of the bus to make the USART release it. When USn_CS is driven low, or high if CSINV is set, the interrupt flag SSM in USARTn_IF is set, and if CSMA in USARTn_CTRL is set, the USART goes to slave mode.

18.3.3.5 AUTOTX

A synchronous master is required to transmit data to a slave in order to receive data from the slave. In some cases, only a few words are transmitted and a lot of data is then received from the slave. In that case, one solution is to keep feeding the TX with data to transmit, but that consumes system bandwidth. Instead AUTOTX can be used.

When AUTOTX in USARTn_CTRL is set, the USART transmits data as long as there is available space in the RX shift register for the chosen frame size. This happens even though there is no data in the TX buffer. The TX underflow interrupt flag TXUF in USARTn_IF is set on the first word that is transmitted which does not contain valid data.

During AUTOTX the USART will always send the previous sent bit, thus reducing the number of transitions on the TX output. So if the last bit sent was a 0, 0's will be sent during AUTOTX and if the last bit sent was a 1, 1's will be sent during AUTOTX.

18.3.3.6 Slave Mode

When the USART is in slave mode, data transmission is not controlled by the USART, but by an external master. The USART is therefore not able to initiate a transmission, and has no control over the number of bytes written to the master.

The output and input to the USART are also swapped when in slave mode, making the receiver take its input from USn_TX (MOSI) and the transmitter drive USn_RX (MISO).

To transmit data when in slave mode, the slave must load data into the transmit buffer and enable the transmitter. The data will remain in the USART until the master starts a transmission by pulling the USn_CS input of the slave low and transmitting data. For every frame the master transmits to the slave, a frame is transferred from the slave to the master. After a transmission, MISO remains in the same state as the last bit transmitted. This also applies if the master transmits to the slave and the slave TX buffer is empty.

If the transmitter is enabled in synchronous slave mode and the master starts transmission of a frame, the underflow interrupt flag TXUF in USARTn IF will be set if no data is available for transmission to the master.

If the slave needs to control its own chip select signal, this can be achieved by clearing CSPEN in the ROUTE register. The internal chip select signal can then be controlled through CSINV in the CTRL register. The chip select signal will be CSINV inverted, i.e. if CSINV is cleared, the chip select is active and vice versa.

18.3.3.7 Synchronous Half Duplex Communication

Half duplex communication in synchronous mode is very similar to half duplex communication in asynchronous mode as detailed in 18.3.2.15 Asynchronous Half Duplex Communication. The main difference is that in this mode, the master must generate the bus clock even when it is not transmitting data, i.e. it must provide the slave with a clock to receive data. To generate the bus clock, the master should transmit data with the transmitter tristated, i.e. TXTRI in USARTn_STATUS set, when receiving data. If 2 bytes are expected from the slave, then transmit 2 bytes with the transmitter tristated, and the slave uses the generated bus clock to transmit data to the master. TXTRI can be set by setting the TXTRIEN command bit in USARTn_CMD.

Note: When operating as SPI slave in half duplex mode, TX has to be tristated (not disabled) during data reception if the slave is to transmit data in the current transfer.

18.3.3.8 I2S

I2S is a synchronous format for transmission of audio data. The frame format is 32-bit, but since data is always transmitted with MSB first, an I2S device operating with 16-bit audio may choose to only process the 16 msb of the frame, and only transmit data in the 16 msb of the frame.

In addition to the bit clock used for regular synchronous transfers, I2S mode uses a separate word clock. When operating in mono mode, with only one channel of data, the word clock pulses once at the start of each new word. In stereo mode, the word clock toggles at the start of new words, and also gives away whether the transmitted word is for the left or right audio channel; A word transmitted while the word clock is low is for the left channel, and a word transmitted while the word clock is high is for the right.

When operating in I2S mode, the CS pin is used as a the word clock. In master mode, this is automatically driven by the USART, and in slave mode, the word clock is expected from an external master.

18.3.3.9 Word Format

The general I2S word format is 32 bits wide, but the USART also supports 16-bit and 8-bit words. In addition to this, it can be specified how many bits of the word should actually be used by the USART. These parameters are given by FORMAT in USARTn_I2SCTRL.

As an example, configuring FORMAT to using a 32-bit word with 16-bit data will make each word on the I2S bus 32-bits wide, but when receiving data through the USART, only the 16 most significant bits of each word can be read out of the USART. Similarly, only the 16 most significant bits have to be written to the USART when transmitting. The rest of the bits will be transmitted as zeroes.

18.3.3.10 Major Modes

The USART supports a set of different I2S formats as shown in Table 18.9 USART I2S Modes on page 551, but it is not limited to these modes. MONO, JUSTIFY and DELAY in USARTn_I2SCTRL can be mixed and matched to create an appropriate format. MONO enables mono mode, i.e. one data stream instead of two which is the default. JUSTIFY aligns data within a word on the I2S bus, either left or right which can bee seen in figures Figure 18.22 USART Left-Justified I2S Waveform on page 552 and Figure 18.23 USART Right-Justified I2S Waveform on page 552. Finally, DELAY specifies whether a new I2S word should be started directly on the edge of the word-select signal, or one bit-period after the edge.

Table 18.9. USART I2S Modes

Mode	MONO	JUSTIFY	DELAY	CLKPOL
Regular I2S	0	0	1	0
Left-Justified	0	0	0	1
Right-Justified	0	1	0	1
Mono	1	0	0	0

The regular I2S waveform is shown in Figure 18.20 USART Standard I2S Waveform on page 551 and Figure 18.21 USART Standard I2S Waveform (Reduced Accuracy) on page 551. The first figure shows a waveform transmitted with full accuracy. The wordlength can be configured to 32-bit, 16-bit or 8-bit using FORMAT in USARTn_I2SCTRL. In the second figure, I2S data is transmitted with reduced accuracy, i.e. the data transmitted has less bits than what is possible in the bus format.

Note that the msb of a word transmitted in regular I2S mode is delayed by one cycle with respect to word select




Figure 18.20. USART Standard I2S Waveform




Figure 18.21. USART Standard I2S Waveform (Reduced Accuracy)

A left-justified stream is shown in Figure 18.22 USART Left-Justified I2S Waveform on page 552. Note that the MSB comes directly after the edge on the word-select signal in contradiction to the regular I2S waveform where it comes one bit-period after.




Figure 18.22. USART Left-Justified I2S Waveform

A right-justified stream is shown in Figure 18.23 USART Right-Justified I2S Waveform on page 552. The left and right justified streams are equal when the data-size is equal to the word-width.




Figure 18.23. USART Right-Justified I2S Waveform

In mono-mode, the word-select signal pulses at the beginning of each word instead of toggling for each word. Mono I2S waveform is shown in Figure 18.24 USART Mono I2S Waveform on page 552.




Figure 18.24. USART Mono I2S Waveform

18.3.3.11 Using I2S Mode

When using the USART in I2S mode, DATABITS in USARTn_FRAME must be set to 8 or 16 data-bits. 8 databits can be used in all modes, and 16 can be used in the modes where the number of bytes in the I2S word is even. In addition to this, MSBF in USARTn CTRL should be set, and CLKPOL and CLKPHA in USARTn CTRL should be cleared.

The USART does not have separate TX and RX buffers for left and right data, so when using I2S in stereo mode, the application must keep track of whether the buffers contain left or right data. This can be done by observing TXBLRIGHT, RXDATAVRIGHT and RXFULL-RIGHT in USARTn_STATUS. TXBLRIGHT tells whether TX is expecting data for the left or right channel. It will be set with TXBL if right data is expected. The receiver will set RXDATAVRIGHT if there is at least one right element in the buffer, and RXFULLRIGHT if the buffer is full of right elements.

When using I2S with DMA, separate DMA requests can be used for left and right data by setting DMASPLIT in USARTn_I2SCTRL.

In both master and slave mode the USART always starts transmitting on the LEFT channel after being enabled. In master mode, the transmission will stop if TX becomes empty. In that case, TXC is set. Continuing the transmission in this case will make the data-stream continue where it left off. To make the USART start on the LEFT channel after going empty, disable and re-enable TX.

18.3.4 Hardware Flow Control

Hardware flow control can be used to hold off the link partner's transmission until RX buffer space is available. Use RTSPEN and CTSPEN in USARTn_ROUTEPEN to allocate the hardware flow control to GPlOs. RTS is an out going signal which indicates that RX buffer space is available to receive a frame. The link partner is being requested to send its data when RTS is asserted. CTS is an incoming signal to stop the next TX data from going out. When CTS is negated, the frame currently being transmitted is completed before stopping. CTS indicates that the link partner has RX buffer space available, and the local transmitter is clear to send. Also use CTSEN in USARTn_CTLX to enable the CTS input into the TX sequencer. For debug use set DBGHALT in USARTn_CTRLX which will force the RTS to request one frame from the link partner when the CPU core single steps.

18.3.5 Debug Halt

When DBGHALT in USART_CTRLX is clear, RTS is only dependent on the RX buffer having space available to receive data. Incoming data is always received until both the RX buffer is full and the RX shift register is full regardless of the state of DBGHALT or chip halt. Additional incoming data is discarded. When DBGHALT is set, RTS deasserts on RX buffer full or when chip halt is high. However, a low pulse detected on chip halt will keep RTS asserted when no frame is being received. At the start of frame reception, RTS will deassert if chip halt is high and DBGHALT is set. This behavior allows single stepping to pulse the chip halt low for a cycle, and receive the next frame. The link partner must stop transmitting when RTS is deasserted, or the RX buffer could overflow. All data in the transmit buffer is sent out even when chip halt is asserted; therefore, the DMA will need to be set to stop sending the USART TX data during chip halt.

18.3.6 PRS-triggered Transmissions

If a transmission must be started on an event with very little delay, the PRS system can be used to trigger the transmission. The PRS channel to use as a trigger can be selected using TSEL in USARTn_TRIGCTRL. When a positive edge is detected on this signal, the receiver is enabled if RXTEN in USARTn_TRIGCTRL is set, and the transmitter is enabled if TXTEN in USARTn_TRIGCTRL is set. Only one signal input is supported by the USART.

The AUTOTX feature can also be enabled via PRS. If an external SPI device sets a pin high when there is data to be read from the device, this signal can be routed to the USART through the PRS system and be used to make the USART clock data out of the external device. If AUTOTXTEN in USARTn_TRIGCTRL is set, the USART will transmit data whenever the PRS signal selected by TSEL is high given that there is enough room in the RX buffer for the chosen frame size. Note that if there is no data in the TX buffer when using AUTOTX, the TX underflow interrupt will be set.

AUTOTXTEN can also be combined with TXTEN to make the USART transmit a command to the external device prior to clocking out data. To do this, disable TX using the TXDIS command, load the TX buffer with the command and enable AUTOTXTEN and TXTEN. When the selected PRS input goes high, the USART will now transmit the loaded command, and then continue clocking out while both the PRS input is high and there is room in the RX buffer

18.3.7 PRS RX Input

The USART can be configured to receive data directly from a PRS channel by setting RXPRS in USARTn_INPUT. The PRS channel used is selected using RXPRSSEL in USARTn_INPUT. This way, for example, a differential RX signal can be input to the ACMP and the output routed via PRS to the USART.

18.3.8 PRS CLK Input

The USART can be configured to receive clock directly from a PRS channel by setting CLKPRS in USARTn_INPUT. The PRS channel used is selected using CLKPRSSEL in USARTn_INPUT. This is useful in synchronous slave mode and can together with RX PRS input be used to input data from PRS.

18.3.9 DMA Support

The USART has full DMA support. The DMA controller can write to the transmit buffer using the registers USARTn_TXDATA, USARTn_TXDOUBLE and USARTn_TXDOUBLEX, and it can read from the receive buffer using the registers USARTn_RXDATA, USARTn_RXDATAX, USARTn_RXDOUBLE and USARTn_RXDOUBLEX. This enables single byte transfers, 9 bit data + control/status bits, double byte and double byte + control/status transfers both to and from the USART.

A request for the DMA controller to read from the USART receive buffer can come from the following source:

- · Data available in the receive buffer
- Data available in the receive buffer and data is for the RIGHT I2S channel. Only used in I2S mode.

A write request can come from one of the following sources:

- · Transmit buffer and shift register empty. No data to send.
- Transmit buffer has room for more data. This does not check the TXBIL for half full. For DMA use, it is either full or empty.
- · Transmit buffer has room for RIGHT I2S data. Only used in I2S mode

Even though there are two sources for write requests to the DMA, only one should be used at a time, since the requests from both sources are cleared even though only one of the requests are used.

In some cases, it may be sensible to temporarily stop DMA access to the USART when an error such as a framing error has occurred. This is enabled by setting ERRSDMA in USARTn CTRL.

For Synchronous mode full duplex operation, if both receive buffer and transmit buffer are served by DMA, to make sure receive buffer is not overflowed the settings below should be followed.

- The DMA channel that serves receive buffer should have higher priority than the DMA channel that serves transmit buffer.
- TXBL should be used as write request for transmit buffer DMA channel.
- · IGNORESREQ should be set for both DMA channel.

18.3.10 Timer

In addition to the TX sequence timer, there is a versatile 8 bit timer that can generate up to three event pulses. These pulses can be used to create timing for a variety of uses such as RX timeout, break detection, response timeout, and RX enable delay. Transmission delay, CS setup, inter-character spacing, and CS hold use the TX sequence counter. The TX sequencer counter can use the three 8 bit compare values or preset values for delays. There is one general counter with three comparators. Each comparator has a start source, a stop source, a restart enable, and a timer compare value. The start source enables the comparator, resets the counter, and starts the counter. If the counter is already running, the start source will reset the counter and restart it.

Any comparator could start the counter using the same start source but have different timing events programmed into TCMPVALn in USARTn_TIMECMPn. The TCMP0, TCMP1, or TCMP2 events can be preempted by using the comparator stop source to disable the comparator before the counter reaches TCMPVAL0, TCMPVAL1, or TCMPVAL2. If one comparator gets disabled while the other comparator is still enabled, the counter continues counting. By default the counter will count up to 256 and stop unless a RESTARTEN is set in one of the USARTn_TIMECMPn registers. By using RESTARTEN and an interval programmed into TCMPVAL, an interval timer can be set up. The TSTART field needs to be changed to DISABLE to stop the interval timer. The timer stops running once all of the comparators are disabled. If a comparator's start and stop sources both trigger the same cycle, the TCMPn event triggers, the comparator stays enabled, and the counter begins counting from zero.

The TXDELAY, CSSETUP, ICS, and CSHOLD in USARTn_TIMING are used to program start of transmission delay, chip select setup delay, inter-character space, and chip select hold delay. Either a preset value of 0, 1, 2, 3, or 7 can be used for any of these delays; or the value in TCMPVALn may be used to set the delay. Using the preset values leaves the TCMPVALn free for other uses. The same TCMPVALn may be used for multiple events that require the same timing. The transmit sequencer's counter can run in parallel with the timer's counter. The counters and controls are shown in Figure 18.25 USART Timer Block Diagram on page 556.




Figure 18.25. USART Timer Block Diagram

The following sections will go into more details on programming the various usage cases.

Table 18.10. USART Application Settings for USARTn_TIMING and USARTn_TIMECMPn

Application	TSTARTn	TSTOPn	TCMPVALn	Other
Response Timeout	TSTART0 = TXEOF	TSTOP0 = RXACT	TCMPVAL0 = 0x08	TCMP0 in USARTn_IEN
Receiver Timeout	TSTART1 = RXEOF	TSTOP1 = RXACT	TCMPVAL1 = 0x08	TCMP1 in USARTn_IEN
Large Receiver Timeout	TSTART1 = RXEOF, TCMP1	TSTOP1 = RXACT	TCMPVAL1 = 0xFF	TCMP1 in USARTn_IEN; TIME- RRESTARTED in USARTn_STA- TUS; RESTART1EN in USARTn_TIMECMP1

Application	TSTARTn	TSTOPn	TCMPVALn	Other
Break Detect	TSTART1 = RXACT	TSTOP1 = RXACTN	TCMPVAL1 = 0x0C	TCMP1 in USARTn_IEN
TX delayed start of transmission and CS setup	TSTART0 = DISA- BLE, TSTART1 = DISABLE	TSTOP0 = TCMP0, TSTOP1 = TCMP1	TCMPVAL0 = 0x04, TCMPVAL1 = 0x02	TXDELAY = TCMP0, CSSETUP = TCMP1 in USARTn_TIMING; AUTOCS in USARTn_CTRL
TX inter-character spacing	TSTART2 = DISA- BLE	TSTOP2 = TCMP2	TCMPVAL2 = 0x03	ICS = TCMP2 in USARTn_TIMING; AUTOCS in USARTn_CTRL
TX Chip Select End Delay	TSTART1 = DISA- BLE	TSTOP1 = TCMP1	TCMPVAL1 = 0x04	CSHOLD = TCMP1 in USARTn_TIMING; AUTOCS in USARTn_CTRL
Response Delay	TSTART1 = RXEOF	TSTOP1 = TCMP1	TCMPVAL1 = 0x08	TXARX1EN in USARTn_TRIGCTRL
Combined TX and RX Example	TSTART1 = RXEOF, TSTART0 = TXEOF	TSTOP1 = TCMP1, TSTOP0 = TCMP0	TCMPVAL1 = 0x1C, TCMPVAL0 = 0x10	TXARX1EN, RXATX0EN in USARTn_TRIGCTRL; CSSETUP = 0x7, CSHOLD = 0x3 in USARTn_TIMING
Combined Delayed TX and Receiver Timeout Example	TSTART0 = TCMPVAL0, TSTART1 = RXEOF	TSTOP0 = RXACTN, TSTOP1 = RXACT	TCMPVAL0 = 0x20, TCMPVAL1 = 0x0C	TXARX0EN in USARTn_TRIGCTRL; TCMP0 in USARTn_IEN

Table 18.10 USART Application Settings for USARTn_TIMING and USARTn_TIMECMPn on page 556 shows some examples of how the USART timer can be programmed for various applications. The following sections will describe more details for each applications shown in the table.

18.3.10.1 Response Timeout

Response Timeout is when a UART master sends a frame and expects the slave to respond within a certain number of baud-times. Refer to Table 18.10 USART Application Settings for USARTn_TIMING and USARTn_TIMECMPn on page 556 for specific register settings. Comparator 0 will be looking for TX end of frame to use as the timer start source. For this example, a receiver start of frame RXACT has not been detected for 8 baud-times, and the TCMP0 interrupt in USARTn_IF is set. If an RX start bit is detected before the 8 baud-times, comparator 0 is disabled before the TCMP0 event can trigger.




Figure 18.26. USART Response Timeout

18.3.10.2 RX Timeout

A receiver timeout function can be implemented by using the RX end of frame to start comparator 1 and look for the RX start bit RXACT to disable the comparator. See Table 18.10 USART Application Settings for USARTn_TIMING and USARTn_TIMECMPn on page 556 for details on setting up this example. As long as the next RX start bit occurs before the counter reaches the comparator 1 value TCMPVAL1, the interrupt will not get set. In this example the RX Timeout was set to 8 baud-times. To get an RX timeout larger than 256 baud-times, RESTART1EN in USARTn_TIMER can used to restart the counter when it reaches TCMPVAL1. By setting TCMPVAL1 in USARTn_TIMING to 0xFF, an interrupt will be generated after 256 baud-times. An interrupt service routine can then increment a memory location until the desired timeout is reached. Once the RX start bit is detected, comparator 1 will be disabled. If TIMERRESTARTED in USARTn_STATUS is clear, the TCMP1 interrupt is the first interrupt after RXEOF.




Figure 18.27. USART RX Timeout

18.3.10.3 Break Detect

LIN bus and half-duplex UARTs can take advantage of the timer configured for break detection where RX is held low for a number of baud-times to indicate a break condition. Table 18.10 USART Application Settings for USARTn_TIMING and USARTn_TIMECMPn on page 556 shows the settings for this mode. Each time RX is active (default of low) such as for a start bit, the timer begins counting. If the counter reaches 12 baud-times before RX goes to inactive RXACTN (default of high), an interrupt is asserted.




Figure 18.28. USART Break Detection

18.3.10.4 TX Start Delay

Some applications may require a delay before the start of transmission. This example in Figure 18.29 USART TXSEQ Timing on page 559 shows the TXSEQ timer used to delay the start of transmission by 4 baud times before the start of CS, and by 2 baud times with CS asserted. See Table 18.10 USART Application Settings for USARTn_TIMING and USARTn_TIMECMPn on page 556 for details on how to configure this mode. The TX sequencer could be enabled on PRS and start the TXSEQ counter running for 4 baud times as programmed in TCMPVAL0. Then CS is asserted for 2 baud times before the transmitter begins sending TX data. TXDELAY in USARTn_TIMING is the initial delay before any CS assertion, and CSSETUP is the delay during CS assertion. There are several small preset timing values such as 1, 2, 3, or 7 that can be used for some of the TX sequencer timing which leaves TCMPVAL0, TCMPVAL1, and TCMPVAL2 free for other uses.




Figure 18.29. USART TXSEQ Timing

18.3.10.5 Inter-Character Space

In addition to delaying the start of frame transmission, it is sometimes necessary to also delay the time between each transmit character (inter-character space). After the first transmission, the inter-character space will delay the start of all subsequent transmissions until the transmit buffer is empty. See Table 18.10 USART Application Settings for USARTn_TIMING and USARTn_TIMECMPn on page 556 for details on setting up this example. For this example in Figure 18.29 USART TXSEQ Timing on page 559 ICS is set to TCMP2 in USARTn_TIMING. To keep CS asserted during the inter-character space, set AUTOCS in USARTn_CTRL. There are a few small preset timing values provided for TX sequence timing. Using these preset timing values can free up the TCMPVALn for other uses. For this example, the inter-character space is set to 0x03 and a preset value could be used.

18.3.10.6 TX Chip Select End Delay

The assertion of CS can be extended after the final character of the frame by using CSHOLD in USARTn_TIMING. See Table 18.10 USART Application Settings for USARTn_TIMING and USARTn_TIMECMPn on page 556 for details on setting up this example. AUTOCS in USARTn_CTRL needs to be set to extend the CS assertion after the last TX character is transmitted as shown in Figure 18.29 USART TXSEQ Timing on page 559.

18.3.10.7 Response Delay

A response delay can be used to hold off the transmitter until a certain number of baud-times after the RX frame. See Table 18.10 USART Application Settings for USARTn_TIMING and USARTn_TIMECMPn on page 556 for details on setting up this example. TXARX1EN in USARTn_TRIGCTRL tells the TX sequencer to trigger after RX EOF plus tcmp1val baud times.




Figure 18.30. USART Response Delay

18.3.10.8 Combined TX and RX Example

This example describes how to alternate between TX and RX frames. This has a 28 baud-time space after RX and a 16 baud-time space after TX. The TSTART1 in USARTn_TIMECMP1 is set to RXEOF which uses the the receiver end of frame to start the timer. The TSTOP1 is set to TCMP1 to generate an event after 28 baud times. Set TXARX1EN in USARTn_TRIGCTRL, and the transmitter is held off until 28 baud times. TCMPVAL in USARTn_TIMECMP1 is set to 0x1C for 28 baud times. By setting TSTART0 in USARTn_TIMECMP0 to TXEOF, the timer will be started after the transmission has completed. RXATX0EN in USARTn_TRIGCTRL is used to delay enabling of the receiver until 16 baud times after the transmitter has completed. Write 0x10 into TCMPVAL of USARTn_TIMECMP0 for a 16 baud time delay. CS is also asserted 7 baud-times before start of transmission by setting CSSETUP to 0x7 in USARTn_TIMING. To keep CS asserted for 3 baud-times after transmission completes, CSHOLD is set to 0x3 in USARTn_TIMING. See Table 18.10 USART Application Settings for USARTn_TIMING and USARTn_TIMECMPn on page 556 for details on setting up this example.

18.3.10.9 Combined TX Delay and RX Break Detect

This example describes how to delay TX transmission after an RX frame and how to have a break condition signal an interrupt. See Table 18.10 USART Application Settings for USARTn_TIMING and USARTn_TIMECMPn on page 556 for details on setting up this example. The TX delay is set up by using transmit after RX, TXARX0EN in USARTn_TRIGCTRL to start the timer. TSTART0 in USARTn_TIMECMP0 is set to RXEOF which enables the transitter of the timer delay. For this example TCMPVAL in USARTn_TIMECMP0 is set to 0x20 to create a 32 baud-time delay between the end of the RX frame and the start of the TX frame. The break detect is configured by setting TSTART1 to RXACT to detect the start bit, and setting TSTOP1 to RXACTN to detect RX going high. In this case the interrupt asserts after RX stays low for 12 baud-times, so TCMPVAL1 is set to 0x0C.

18.3.10.10 Other Stop Conditions

There is also a timer stop on TX start using the TXST setting in TSTOP of USARTn_TIMECMPn. This can be used to see that the DMA has not written to the TXBUFFER for a given time.

18.3.11 Interrupts

The interrupts generated by the USART are combined into two interrupt vectors. Interrupts related to reception are assigned to one interrupt vector, and interrupts related to transmission are assigned to the other. Separating the interrupts in this way allows different priorities to be set for transmission and reception interrupts.

The transmission interrupt vector groups the transmission-related interrupts generated by the following interrupt flags:

- TXC
- TXBL
- TXOF
- CCF
- TXIDLE

The reception interrupt on the other hand groups the reception-related interrupts, triggered by the following interrupt flags:

- RXDATAV
- RXFULL
- RXOF
- RXUF
- PERR
- FERR
- MPAF
- SSM
- TCMPn

If USART interrupts are enabled, an interrupt will be made if one or more of the interrupt flags in USART_IF and their corresponding bits in USART_IEN are set.

18.3.12 IrDA Modulator/ Demodulator

The IrDA modulator implements the physical layer of the IrDA specification, which is necessary for communication over IrDA. The modulator takes the signal output from the USART module, and modulates it before it leaves the USART. In the same way, the input signal is demodulated before it enters the actual USART module. The modulator implements the original Rev. 1.0 physical layer and one high speed extension which supports speeds from 2.4 kbps to 1.152 Mbps.

The data from and to the USART is represented in a NRZ (Non Return to Zero) format, where the signal value is at the same level through the entire bit period. For IrDA, the required format is RZI (Return to Zero Inverted), a format where a "1" is signalled by holding the line low, and a "0" is signalled by a short high pulse. An example is given in Figure 18.31 USART Example RZI Signal for a given Asynchronous USART Frame on page 561.




Figure 18.31. USART Example RZI Signal for a given Asynchronous USART Frame

The IrDA module is enabled by setting IREN. The USART transmitter output and receiver input is then routed through the IrDA modulator.

The width of the pulses generated by the IrDA modulator is set by configuring IRPW in USARTn_IRCTRL. Four pulse widths are available, each defined relative to the configured bit period as listed in Table 18.11 USART IrDA Pulse Widths on page 561.

IRPW	Pulse width OVS=0	Pulse width OVS=1	Pulse width OVS=2	Pulse width OVS=3
00	1/16	1/8	1/6	1/4
01	2/16	2/8	2/6	N/A
10	3/16	3/8	N/A	N/A
11	4/16	N/A	N/A	N/A

Table 18.11. USART IrDA Pulse Widths

By default, no filter is enabled in the IrDA demodulator. A filter can be enabled by setting IRFILT in USARTn_IRCTRL. When the filter is enabled, an incoming pulse has to last for 4 consecutive clock cycles to be detected by the IrDA demodulator.

Note that by default, the idle value of the USART data signal is high. This means that the IrDA modulator generates negative pulses, and the IrDA demodulator expects negative pulses. To make the IrDA module use RZI signalling, both TXINV and RXINV in USARTn_CTRL must be set.

The IrDA module can also modulate a signal from the PRS system, and transmit a modulated signal to the PRS system. To use a PRS channel as transmitter source instead of the USART, set IRPRSEN in USARTn_IRCTRL high. The channel is selected by configuring IRPRSSEL in USARTn_IRCTRL.

18.4 Register Map

The offset register address is relative to the registers base address.

Offset	Name	Туре	Description
0x000	USARTn_CTRL	RW	Control Register
0x004	USARTn_FRAME	RW	USART Frame Format Register
0x008	USARTn_TRIGCTRL	RW	USART Trigger Control Register
0x00C	USARTn_CMD	W1	Command Register
0x010	USARTn_STATUS	R	USART Status Register
0x014	USARTn_CLKDIV	RWH	Clock Control Register
0x018	USARTn_RXDATAX	R(a)	RX Buffer Data Extended Register
0x01C	USARTn_RXDATA	R(a)	RX Buffer Data Register
0x020	USARTn_RXDOUBLEX	R(a)	RX Buffer Double Data Extended Register
0x024	USARTn_RXDOUBLE	R(a)	RX FIFO Double Data Register
0x028	USARTn_RXDATAXP	R	RX Buffer Data Extended Peek Register
0x02C	USARTn_RXDOUBLEXP	R	RX Buffer Double Data Extended Peek Register
0x030	USARTn_TXDATAX	W	TX Buffer Data Extended Register
0x034	USARTn_TXDATA	W	TX Buffer Data Register
0x038	USARTn_TXDOUBLEX	W	TX Buffer Double Data Extended Register
0x03C	USARTn_TXDOUBLE	W	TX Buffer Double Data Register
0x040	USARTn_IF	R	Interrupt Flag Register
0x044	USARTn_IFS	W1	Interrupt Flag Set Register
0x048	USARTn_IFC	(R)W1	Interrupt Flag Clear Register
0x04C	USARTn_IEN	RW	Interrupt Enable Register
0x050	USARTn_IRCTRL	RW	IrDA Control Register
0x058	USARTn_INPUT	RW	USART Input Register
0x05C	USARTn_I2SCTRL	RW	I2S Control Register
0x060	USARTn_TIMING	RW	Timing Register
0x064	USARTn_CTRLX	RW	Control Register Extended
0x068	USARTn_TIMECMP0	RW	Used to Generate Interrupts and Various Delays
0x06C	USARTn_TIMECMP1	RW	Used to Generate Interrupts and Various Delays
0x070	USARTn_TIMECMP2	RW	Used to Generate Interrupts and Various Delays
0x074	USARTn_ROUTEPEN	RW	I/O Routing Pin Enable Register
0x078	USARTn_ROUTELOC0	RW	I/O Routing Location Register
0x07C	USARTn_ROUTELOC1	RW	I/O Routing Location Register

18.5 Register Description

18.5.1 USARTn_CTRL - Control Register

Offset															Bi	t Po	siti	on_														
0x000	31	30	53	28	27	- Se	25	24	23	22	21	20	19	8	17	16	15	4	13	12	=	10	o	ω	7	(2 0	4	က	2	_	0
Reset	0	0	0	0		• •	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			0x0	0	0	0	0	0
Access	W.	RW O	W.	W.			W.W.	RW O	W.	RW O	RW W	RW (W.	RW O	W.	W.W.	RW (W.	RW O	N N	W.	RW W	RW O	RW W		H	WW 0	W.	W.	RW	W.	ZW W
——————————————————————————————————————	ſά.	Ŕ	ſά.	ſά.			ſά.	άĽ	ſά.	ά	ř			Ŕ	ğ.	íΥ	ď	íΥ	άĽ	ĬŽ.	ά	ĬZ.	ά	Ŕ		H	<u>r</u>	ř	ĬŽ.	Ŕ	ĬĽ.	ĬZ.
Name	SMSDELAY	MVDIS	AUTOTX	BYTESWAP			SSSEARLY	ERRSTX	ERRSRX	ERRSDMA	BIT8DV	SKIPPERRF	SCRETRANS	SCMODE	AUTOTRI	AUTOCS	CSINV	TXINV	RXINV	TXBIL	CSMA	MSBF	CLKPHA	CLKPOL			svo	MPAB	MPM	CCEN	LOOPBK	SYNC
Bit	Na	me					Re	set			Ac	ces	s I	Des	crip	tion																
31	SM	1SDI	ELA	Y			0				RW	/	,	Syn	chr	ono	us N	/last	ter S	Sam	ple	Dela	ay									
		lay S	-	chro	nous	Ma	aste	r sa	mple	e po	int to	o the	e ne	ext s	etup	edo	ge to	im	prov	e tir	ning	and	d all	ow (com	m	unicat	ion :	at hi	ghe	r	
30	Mν	/DIS	3				0				RW	/		Majo	ority	Vo	te D	isal	ole													
	Disable majority vote for 16x, 8x and 6x oversampling modes.																															
29	AU	TOT	ГХ				0				RW	/		Alwa	ays	Tra	nsm	it V	/her	n RX	(No	t Fu	ıll									
	Tra	nsn	nits a	as lo	ong a	s F	RX is	not	full	. If T	X is	em	pty,	und	lerflo	ows	are	gen	erat	ed.												
28	BY	TES	SWA	P			0				RW	/		Byte	eswa	ap i	n Do	oub	le A	ссе	sses	5										
	Se	t to s	swite	ch th	ne or	der	of t	he b	ytes	s in (douk	ole a	cce	sse	S.																	
	Val	lue												Des	cript	ion																
	0													Norr	nal l	byte	ord	er														
	1													Byte	ord	er s	wap	ped														_
27:26	Re	serv	/ed				To tion		ure	com	pati	bility	/ wit	th fu	ture	dev	ices	s, alı	vays	s wr	ite b	its t	o 0.	Мо	re in	nfo	rmatic	n in	1.2	. Coi	nver)-
25	SS	SEA	\RL\	Y			0				RW	/		Syn	chr	ono	us S	Slav	e Se	etup	Ea	ly										
	Se	tup (data	on	sam	ple	edg	e in	syn	chrc	nou	s sla	ave	mod	de to	imi c	orov	е М	osi	set	up ti	me										
24	ER	RS	ΓX				0				RW	/		Disa	ble	ΤX	on I	Erro	r													
	Wh	nen s	set,	the	trans	mit	ter i	s dis	sabl	ed c	n fra	amir	ng a	nd p	arity	y err	ors	(asy	/nch	ron	ous	mod	le o	nly)	in th	ne	receiv	er.				
	Val	lue												Des	cript	ion																_
	0													Rec	eive	d fra	min	ıg aı	nd p	arity	err/	ors I	have	e no	effe	ec	t on tra	ansr	nitte	er		
	1													Rec	eive	d fra	min	ıg aı	nd p	arity	err/	ors (disa	ble	the	tra	ansmit	ter				
23	ER	RSF	₹X				0				RW	1		Disa	ble	RX	on l	Erro	r													

Framing and parity errors have no effect on receiver

Description

Value

0

When set, the receiver is disabled on framing and parity errors (asynchronous mode only).

	Name	Reset	Access	Description
	1			Framing and parity errors disable the receiver
22	ERRSDMA	0	RW	Halt DMA on Error
	When set, DMA re	equests will be cl	leared on fram	ning and parity errors (asynchronous mode only).
	Value			Description
	0			Framing and parity errors have no effect on DMA requests from the USART
	1			DMA requests from the USART are blocked while the PERR or FERR interrupt flags are set
21	BIT8DV	0	RW	Bit 8 Default Value
	The default value the 9th bit is set to			re used, and an 8-bit write operation is done, leaving the 9th bit unspecified,
20	SKIPPERRF	0	RW	Skip Parity Error Frames
	When set, the rece	eiver discards fra	ames with par	ity errors (asynchronous mode only). The PERR interrupt flag is still set.
19	SCRETRANS	0	RW	SmartCard Retransmit
	When in SmartCabled.	rd mode, a NAC	K'ed frame wi	Il be kept in the shift register and retransmitted if the transmitter is still ena-
18	SCMODE	0	RW	SmartCard Mode
	Llas this bit to one	ble or disable Sr	martCard mod	le.
17	AUTOTRI	0	RW	Automatic TX Tristate
17	AUTOTRI	0		
17	AUTOTRI When enabled, TX	0		Automatic TX Tristate
17	AUTOTRI When enabled, TA mission starts.	0		Automatic TX Tristate ever the transmitter is idle, and TXTRI is cleared by hardware when trans-
17	AUTOTRI When enabled, Tamission starts. Value	0		Automatic TX Tristate ever the transmitter is idle, and TXTRI is cleared by hardware when trans- Description The output on U(S)n_TX when the transmitter is idle is defined by
17	AUTOTRI When enabled, Tomission starts. Value	0		Automatic TX Tristate ever the transmitter is idle, and TXTRI is cleared by hardware when trans- Description The output on U(S)n_TX when the transmitter is idle is defined by TXINV
	AUTOTRI When enabled, Tomission starts. Value 0 1 AUTOCS	0 (TRI is set by ha	ardware whene	Automatic TX Tristate ever the transmitter is idle, and TXTRI is cleared by hardware when trans- Description The output on U(S)n_TX when the transmitter is idle is defined by TXINV U(S)n_TX is tristated whenever the transmitter is idle
	AUTOTRI When enabled, Tomission starts. Value 0 1 AUTOCS When enabled, the	0 (TRI is set by ha	ardware whene	Automatic TX Tristate ever the transmitter is idle, and TXTRI is cleared by hardware when trans- Description The output on U(S)n_TX when the transmitter is idle is defined by TXINV U(S)n_TX is tristated whenever the transmitter is idle Automatic Chip Select
16	AUTOTRI When enabled, Tomission starts. Value 0 1 AUTOCS When enabled, the transmission ends CSINV	0 (TRI is set by hat on USn. is. 0	RW _CS will be ac	Automatic TX Tristate ever the transmitter is idle, and TXTRI is cleared by hardware when trans- Description The output on U(S)n_TX when the transmitter is idle is defined by TXINV U(S)n_TX is tristated whenever the transmitter is idle Automatic Chip Select ctivated one baud-period before transmission starts, and deactivated when
16	AUTOTRI When enabled, Tomission starts. Value 0 1 AUTOCS When enabled, the transmission ends CSINV Default value is according to the control of the co	0 (TRI is set by hat on USn. is. 0	RW _CS will be ac	Automatic TX Tristate ever the transmitter is idle, and TXTRI is cleared by hardware when trans- Description The output on U(S)n_TX when the transmitter is idle is defined by TXINV U(S)n_TX is tristated whenever the transmitter is idle Automatic Chip Select ctivated one baud-period before transmission starts, and deactivated when
16	AUTOTRI When enabled, Tomission starts. Value 0 1 AUTOCS When enabled, the transmission ends CSINV Default value is ac as a slave.	0 (TRI is set by hat on USn. is. 0	RW _CS will be ac	Automatic TX Tristate ever the transmitter is idle, and TXTRI is cleared by hardware when trans- Description The output on U(S)n_TX when the transmitter is idle is defined by TXINV U(S)n_TX is tristated whenever the transmitter is idle Automatic Chip Select ctivated one baud-period before transmission starts, and deactivated when Chip Select Invert selection of external slaves, as well as the selection of the microcontroller
16	AUTOTRI When enabled, Tomission starts. Value 0 1 AUTOCS When enabled, the transmission ends CSINV Default value is as a slave. Value	0 (TRI is set by hat on USn. is. 0	RW _CS will be ac	Automatic TX Tristate ever the transmitter is idle, and TXTRI is cleared by hardware when trans- Description The output on U(S)n_TX when the transmitter is idle is defined by TXINV U(S)n_TX is tristated whenever the transmitter is idle Automatic Chip Select ctivated one baud-period before transmission starts, and deactivated when Chip Select Invert selection of external slaves, as well as the selection of the microcontroller Description
16	AUTOTRI When enabled, Tomission starts. Value 0 1 AUTOCS When enabled, the transmission ends CSINV Default value is as a slave. Value 0 1 TXINV	0 CTRI is set by ha 0 e output on USn 0 ctive low. This aff	RW CS will be accepted by the second	Automatic TX Tristate ever the transmitter is idle, and TXTRI is cleared by hardware when trans- Description The output on U(S)n_TX when the transmitter is idle is defined by TXINV U(S)n_TX is tristated whenever the transmitter is idle Automatic Chip Select ctivated one baud-period before transmission starts, and deactivated when the chip Select Invert to selection of external slaves, as well as the selection of the microcontroller to Description Chip Select is active low
16	AUTOTRI When enabled, Tomission starts. Value 0 1 AUTOCS When enabled, the transmission ends CSINV Default value is as a slave. Value 0 1 TXINV	0 CTRI is set by ha 0 e output on USn 0 ctive low. This aff	RW CS will be accepted by the second	Automatic TX Tristate ever the transmitter is idle, and TXTRI is cleared by hardware when trans- Description The output on U(S)n_TX when the transmitter is idle is defined by TXINV U(S)n_TX is tristated whenever the transmitter is idle Automatic Chip Select ctivated one baud-period before transmission starts, and deactivated when Chip Select Invert selection of external slaves, as well as the selection of the microcontroller Description Chip select is active low Chip select is active high Transmitter Output Invert

Bit	Name	Reset	Access	Description					
	1			Output from the transmitter is inverted before it is passed to U(S)n_TX					
13	RXINV	0	RW	Receiver Input Invert					
	Setting this bit will inv	ert the input to t	he USART	receiver.					
	Value			Description					
	0			Input is passed directly to the receiver					
	1			Input is inverted before it is passed to the receiver					
12	TXBIL	0	RW	TX Buffer Interrupt Level					
	Determines the interre	upt and status le	evel of the	transmit buffer.					
	Value	Mode		Description					
	0	EMPTY		TXBL and the TXBL interrupt flag are set when the transmit buffer becomes empty. TXBL is cleared when the buffer becomes nonempty.					
	1	HALFFULL		TXBL and TXBLIF are set when the transmit buffer goes from full to half-full or empty. TXBL is cleared when the buffer becomes full.					
11	CSMA	0	RW	Action on Slave-Select in Master Mode					
	This register determine master mode.	nes the action to	be perforn	ned when slave-select is configured as an input and driven low while in					
	Value	Mode		Description					
	0	NOACTION		No action taken					
	1	GOTOSLAVE	MODE	Go to slave mode					
10	MSBF	0	RW	Most Significant Bit First					
	Decides whether data	is sent with the	least sign	ificant bit first, or the most significant bit first.					
	Value			Description					
	0			Data is sent with the least significant bit first					
	1			Data is sent with the most significant bit first					
9	CLKPHA	0	RW	Clock Edge for Setup/Sample					
	Determines where da	ta is set-up and	sampled a	according to the bus clock when in synchronous mode.					
	Value	Mode		Description					
	0	SAMPLELEAI	DING	Data is sampled on the leading edge and set-up on the trailing edge of the bus clock in synchronous mode					
	1	SAMPLETRA	ILING	Data is set-up on the leading edge and sampled on the trailing edge of the bus clock in synchronous mode					
8	CLKPOL	0	RW	Clock Polarity					
	Determines the clock	polarity of the b	us clock us	k used in synchronous mode.					
	Value	Mode		Description					
	0	IDLELOW		The bus clock used in synchronous mode has a low base value					

Bit	Name	Reset	Access	Description
	1	IDLEHIGH		The bus clock used in synchronous mode has a high base value
7	Reserved	To ensure contions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
6:5	OVS	0x0	RW	Oversampling
	Sets the number of cl gives better performa		UART bit-	period. More clock cycles gives better robustness, while less clock cycles
	Value	Mode		Description
	0	X16		Regular UART mode with 16X oversampling in asynchronous mode
	1	X8		Double speed with 8X oversampling in asynchronous mode
	2	X6		6X oversampling in asynchronous mode
	3	X4		Quadruple speed with 4X oversampling in asynchronous mode
4	MPAB	0	RW	Multi-Processor Address-Bit
	Defines the value of t the frame as a multi-p			s bit. An incoming frame with its 9th bit equal to the value of this bit marks
3	MPM	0	RW	Multi-Processor Mode
	Multi-processor mode	uses the 9th bi	t of the US	ART frames to tell whether the frame is an address frame or a data frame.
	Value			Description
	0			The 9th bit of incoming frames has no special function
	1			An incoming frame with the 9th bit equal to MPAB will be loaded into the receive buffer regardless of RXBLOCK and will result in the MPAB interrupt flag being set
2	CCEN	0	RW	Collision Check Enable
	Enables collision che	cking on data wl	nen operat	ing in half duplex modus.
	Value			Description
	0			Collision check is disabled
	1			Collision check is enabled. The receiver must be enabled for the check to be performed
1	LOOPBK	0	RW	Loopback Enable
	Allows the receiver to	be connected d	lirectly to th	ne USART transmitter for loopback and half duplex communication.
	Value			Description
	0			The receiver is connected to and receives data from U(S)n_RX
	1			The receiver is connected to and receives data from U(S)n_TX
0	SYNC	0	RW	USART Synchronous Mode
		the USART is op		asynchronous or synchronous mode.
	Value			Description
	0			The USART operates in asynchronous mode

Bit	Name	Reset	Access	Description						
	1			The USART operates in synchronous mode						

18.5.2 USARTn_FRAME - USART Frame Format Register

Offset				Bit Position						
0x004	30 30 29 27 27	25 24 25 25 23 23 23	2 2 2	8 7 9 4	13	1 2	တ ထ	7 9	ი 4	8 7 - 0
Reset					0x1		0x0		· · · · · ·	0x5
Access					§ S		S.			RW
Name					STOPBITS		PARITY			DATABITS
Bit	Name	Reset	Access	Description						
31:14	Reserved	To ensure co tions	mpatibility v	vith future devices, al	ways wr	ite bits t	o 0. Mo	re inforn	nation ir	1.2 Conven-
13:12	STOPBITS	0x1	RW	Stop-Bit Mode						
	Determines the nun	nber of stop-bits i	used.							
	Value	Mode		Description						
	0	HALF		The transmitter gen	erates a	half sto	p bit. St	top-bits a	are not	verified by
	1	ONE		One stop bit is gene	erated ar	nd verifie	ed			
	2	ONEANDAH	ALF	The transmitter gen the first stop bit	erates o	ne and a	a half st	op bit. T	he rece	eiver verifies
	3	TWO		The transmitter gen stop-bit only	erates t	wo stop	bits. Th	e receiv	er checl	ks the first
11:10	Reserved	To ensure co	mpatibility v	vith future devices, al	ways wr	ite bits t	o 0. Mo	re inforn	nation ir	1.2 Conven-
9:8	PARITY	0x0	RW	Parity-Bit Mode						
	Determines whethe nous mode.	parity bits are e	nabled, and	whether even or odd	l parity s	hould be	e used.	Only av	ailable i	n asynchro-
	Value	Mode		Description						
	0	NONE		Parity bits are not u	sed					
	2	EVEN		Even parity are use checked by hardwa		bits are	automa	atically g	jenerate	ed and
	3	ODD		Odd parity is used. by hardware.	Parity bi	ts are a	utomatio	cally gen	erated	and checked
7:4	Reserved	To ensure co	mpatibility v	with future devices, al	ways wr	ite bits t	o 0. Mo	re inforn	nation ir	1.2 Conven-
3:0	DATABITS	0x5	RW	Data-Bit Mode						
	This register sets th	e number of data	a bits in a U	SART frame.						
	Value	Mode		Description						
	1	FOUR		Each frame contain	s 4 data	bits				
	2	FIVE		Each frame contain	s 5 data	bits				

Bit	Name	Reset	Access	Description
	3	SIX		Each frame contains 6 data bits
	4	SEVEN		Each frame contains 7 data bits
	5	EIGHT		Each frame contains 8 data bits
	6	NINE		Each frame contains 9 data bits
	7	TEN		Each frame contains 10 data bits
	8	ELEVEN		Each frame contains 11 data bits
	9	TWELVE		Each frame contains 12 data bits
	10	THIRTEEN		Each frame contains 13 data bits
	11	FOURTEEN		Each frame contains 14 data bits
	12	FIFTEEN		Each frame contains 15 data bits
	13	SIXTEEN		Each frame contains 16 data bits

18.5.3 USARTn_TRIGCTRL - USART Trigger Control Register

Offset					Ri	t Po	eiti	on													
0x008	T 0 6 8 7 9	το 4 ε c	1 - 0	6 8	<u> </u>	16	15		5 5	, ,		1_	T	T.				Π			
	31 30 28 28 27 26	23 24 25 25 23	2 2 2			7	7	4		7 ;	= =	6	- ∞	7	9	2	4	က	7	_	0
Reset					0×0) C		+	0	0	0	0				
Access					Σ N				Š	≥ צ מ	<u>}</u>	See	§.	₹	\}	8	₽				
Name					TSEL					KAAIAZEN	RXAIXIEN	TXARX2EN	TXARX1EN	TXARX0EN	AUTOTXTEN	TXTEN	RXTEN				
Bit	Name	Reset	Acces	s De	scrip	tion															
31:20	Reserved	To ensure co	mpatibility	/ with f	uture	dev	ices	, alw	ays ı	vrite	e bits	to 0	. Мо	re ir	forn	natio	on in	า 1.2	Col	nvei	n-
19:16	TSEL	0x0	RW	Tri	gger	PRS	S Ch	ann	el Se	lec	t										
	Select USART PRS to TXTEN.	rigger channel.	The PRS	signal	can (enat	ole F	RX ar	nd/or	TX,	dep	endi	ng o	n the	e se	tting	of F	RXT	EN a	and	
	Value	Mode		De	script	ion															_
	0	PRSCH0		PR	S Ch	anne	el 0	sele	cted												
	1	PRSCH1		PR	S Ch	anne	el 1	sele	cted												
	2	PRSCH2		PR	S Ch	anne	el 2	sele	cted												
	3	PRSCH3		PR	S Ch	anne	el 3	sele	cted												
	4	PRSCH4		PR	S Ch	anne	el 4	sele	cted												
	5	PRSCH5		PR	S Ch	anne	el 5	sele	cted												
	6	PRSCH6		PR	S Ch	anne	el 6	sele	cted												
	7	PRSCH7		PR	S Ch	anne	el 7	sele	cted												
	8	PRSCH8		PR	S Ch	anne	el 8	sele	cted												
	9	PRSCH9		PR	S Ch	anne	el 9	sele	cted												
	10	PRSCH10		PR	S Ch	anne	el 10) sele	ected												
	11	PRSCH11		PR	S Ch	anne	el 11	sele	ected												
15:13	Reserved	To ensure co	mpatibility	/ with f	uture	dev	ices	, alw	ays ı	write	e bits	to 0	. Мо	re ir	nforn	natio	on in	1.2	Col	nvei	n-
12	RXATX2EN	0	RW		able ud-ti			Trig	ger .	Afte	r TX	End	d of	Frar	ne F	Plus	TC	MΡ\	/AL2	2	
	When set, a TX end o	of frame will trig	ger the re	ceiver	after	a To	CMF	PVAL	2 baı	ud-t	ime d	lelay	′								
11	RXATX1EN	0	RW		able ud-ti			Triç	ger .	Afte	er TX	End	d of	Frar	ne F	Plus	TC	MΡ\	/AL [^]	1	
	When set, a TX end o	of frame will trig	ger the re	ceiver	after	а ТС	CMF	PVAL	1 baı	ud-t	ime d	lelay	′								
10	RXATX0EN	0	RW		able ud-ti			Trig	ger .	Afte	r TX	End	d of	Frar	ne F	Plus	TC	MΡ\	/AL()	_
	When set, a TX end o	of frame will trig	ger the re	ceiver	after	a To	CMF	PVAL	0 baı	ud-t	ime d	lelay	′								

D:4	Nama	Donat	A	December 1
Bit	Name	Reset	Access	Description
9	TXARX2EN	0	RW	Enable Transmit Trigger After RX End of Frame Plus TCMP2VAL
	When set, an RX e	end of frame will	trigger the tra	ansmitter after TCMP2VAL bit times to force a minimum response delay
8	TXARX1EN	0	RW	Enable Transmit Trigger After RX End of Frame Plus TCMP1VAL
	When set, an RX e	end of frame will	trigger the tra	ansmitter after TCMP1VAL bit times to force a minimum response delay
7	TXARX0EN	0	RW	Enable Transmit Trigger After RX End of Frame Plus TCMP0VAL
	When set, an RX e	end of frame will	trigger the tra	ansmitter after TCMP0VAL bit times to force a minimum response delay
6	AUTOTXTEN	0	RW	AUTOTX Trigger Enable
	When set, AUTOT	X is enabled as	long as the P	RS channel selected by TSEL has a high value
5	TXTEN	0	RW	Transmit Trigger Enable
	When set, the PRS	S channel select	ed by TSEL s	ets TXEN, enabling the transmitter on positive trigger edges.
4	RXTEN	0	RW	Receive Trigger Enable
	When set, the PRS	S channel select	ed by TSEL s	ets RXEN, enabling the receiver on positive trigger edges.
3:0	Reserved	To ensure tions	compatibility v	with future devices, always write bits to 0. More information in 1.2 Conven

				USAI	X1 - C	niivei	Salv	Syli	CHI	OHO	u5 <i>F</i>	13 y	IICII	10110	ous	Re	CEIV	ei/	IIai	15111	ıllei
18.5.4 L	JSARTn_CMD - Comi	mand Registe	r																		
Offset					Bit	Positi	on														
0x00C	31 33 33 25 25 27 27	26 25 24 23	22 21 20 20	6 8	17	16	4	13	12	7	9	6	8	7	9	5	4	က	2	_	0
Reset				'		'		<u> </u>		0	0	0	0	0	0	0	0	0	0	0	0
Access										W	W	W	W	W	W	W	W	W	W	W	W1
Name										CLEARRX	CLEARTX	TXTRIDIS	TXTRIEN	RXBLOCKDIS	RXBLOCKEN	MASTERDIS	MASTEREN	TXDIS	TXEN	RXDIS	RXEN
Bit	Name	Reset	Access	Des	scripti	on															
31:12	Reserved	· · · · · · · · · · · · · · · · · · ·															1-				
11	CLEARRX	0	W1	Cle	ar RX																
	Set to clear receive	buffer and the	RX shift regi	ster.																	
10	CLEARTX	0	W1	Cle	ar TX																
	Set to clear transmit	buffer and the	TX shift reg	ister.																	
9	TXTRIDIS	0	W1	Tra	nsmit	ter Tri	state	e Di	sab	le											
	Disables tristating or	f the transmitte	r output.																		
8	TXTRIEN	0	W1	Tra	nsmit	ter Tri	state	e Er	nabl	le											
	Tristates the transm	itter output.																			
7	RXBLOCKDIS	0	W1	Red	ceiver	Block	Dis	sable	е												
	Sot to clear DVDI O			_		_															

31:12	Reserved	To ensure tions	compatibility	with future devices, always write bits to 0. More information in 1.2 Conven-
11	CLEARRX	0	W1	Clear RX
	Set to clear receive	buffer and the	e RX shift reg	ister.
10	CLEARTX	0	W1	Clear TX
	Set to clear transm	it buffer and th	e TX shift re	gister.
9	TXTRIDIS	0	W1	Transmitter Tristate Disable
	Disables tristating of	of the transmitt	er output.	
8	TXTRIEN	0	W1	Transmitter Tristate Enable
	Tristates the transn	nitter output.		
7	RXBLOCKDIS	0	W1	Receiver Block Disable
	Set to clear RXBLC	OCK, resulting	in all incomin	g frames being loaded into the receive buffer.
6	RXBLOCKEN	0	W1	Receiver Block Enable
	Set to set RXBLOC	CK, resulting in	all incoming	frames being discarded.
5	MASTERDIS	0	W1	Master Disable
	Set to disable mast	ter mode, clea	ring the MAS	TER status bit and putting the USART in slave mode.
4	MASTEREN	0	W1	Master Enable
				ER status bit. Master mode should not be enabled while TXENS is set to 1. STEREN before TXEN, or enable them both in the same write operation.
3	TXDIS	0	W1	Transmitter Disable
	Set to disable trans	smission.		
2	TXEN	0	W1	Transmitter Enable
	Set to enable data	transmission.		
1	RXDIS	0	W1	Receiver Disable
	Set to disable data	reception. If a	frame is und	er reception when the receiver is disabled, the incoming frame is discarded.
0	RXEN	0	W1	Receiver Enable
	Set to activate data	reception on	U(S)n_RX.	

18.5.5 USARTn_STATUS - USART Status Register

Offset				В	it Po	ositi	on														
0x010	30 30 29 28 27 26	25 24 23 23	20 20 19	18	16	15	14	13	12	11	10	6	8	7	9	5	4	3	2	-	0
Reset					0x0		0	_	0	0	0	0	0	0	_	0	0	0	0	0	0
Access					ď		22	2	Я	2	<u>د</u>	œ	8	<u>~</u>	~	22	22	œ	<u>~</u>	~	2
Name					TXBUFCNT		TIMERRESTARTED	TXIDLE	RXFULLRIGHT	RXDATAVRIGHT	TXBSRIGHT	TXBDRIGHT	RXFULL	RXDATAV	TXBL	TXC	TXTRI	RXBLOCK	MASTER	TXENS	RXENS
Bit	Name	Reset	Access	Descri	ption	1															
31:18	Reserved	To ensure contions	mpatibility w	ith future	e dev	vices	s, alı	vays	s wri	ite b	its to	0.	Mor	e in	form	natic	n in	1.2	Coi	nver)-
17:16	TXBUFCNT	0x0	R	TX Buf	fer C	our	nt														
	Count of TX buffer en shifter register.	try 0, entry 1, a	nd TX shift r	egister.	For la	arge	fra	mes	, the	COL	unt is	s on	ly of	f TX	buf	fer e	entry	/ 0 a	and t	he T	ГХ
15	Reserved	To ensure contions	mpatibility w	ith future	e dev	vices	s, alı	vays	s wri	ite b	its to	0.	Mor	e in	form	natic	n in	1.2	Cor	nver)-
14																					
	When the timer is restarting itself on each TCMP event, a TIMERRESTARTED value of 0x0 indicates the first TCMP event in the sequence of multiple TCMP events. Any non TCMP timer start events will clear TIMERRESTARTED. When there TCMP interrupt and TIMERRESTARTED is 0x0, an interrupt service routine can set a TCMP event counter variable memory to 0x1 to indicate the first TCMP interrupt of the sequence.															ere i	s a				
13	TXIDLE	1	R	TX Idle	!																
	Set when TX idle																				
12	RXFULLRIGHT	0	R	RX Ful	l of F	Righ	t Da	ata													
	When set, the entire F	RX buffer contai	ns right data	a. Only u	ısed	in I2	2S m	ode													
11	RXDATAVRIGHT	0	R	RX Dat	a Rig	ght															
	When set, reading RX	(DATA or RXDA		ight data	a. Els	se le	ft da	ata is	rea	ad. C	Only	use	d in	I2S	mo	de					
10	TXBSRIGHT	0	R	TX Buf		•				•											
	When set, the TX buff													d in	I2S	mo	de				
9	TXBDRIGHT When set, the TX buff	0 er expects doul	R ble right data	TX Buf a. Else i		-				_				ft da	ata. (Only	/ use	ed ir	n 128	S mc	de
8	RXFULL	0	R	RX FIF	O Fu	ıll															
	Set when the RXFIFC more frame in the rec			eceive b	uffer	is n	o loi	nger	full.	Wh	en t	his I	bit is	s set	t, the	ere i	is st	ill ro	om 1	for c	ne
7	RXDATAV	0	R	RX Dat	a Va	lid															
	Set when data is avai	lable in the rece	eive buffer. C	Cleared	when	the	rec	eive	buf	fer is	s em	pty.									
6	TXBL	1	R	TX Buf	fer L	eve	I														
	Indicates the level of to Otherwise TXBL is se						set v	wher	neve	r the	e tra	nsm	nit b	uffei	r is c	com	plete	ely e	empt	ty.	

Bit	Name	Reset	Access	Description
5	TXC	0	R	TX Complete
		smission has comp tten to the transmi		more data is available in the transmit buffer and shift register. Cleared
4	TXTRI	0	R	Transmitter Tristated
	Set when the tra this bit is always		d, and cleared	d when transmitter output is enabled. If AUTOTRI in USARTn_CTRL is set
3	RXBLOCK	0	R	Block Incoming Data
		ceiver discards inc the frame has be		s. An incoming frame will not be loaded into the receive buffer if this bit is received.
2	MASTER	0	R	SPI Master Mode
	Set when the US mand.	SART operates as	a master. Set	using the MASTEREN command and clear using the MASTERDIS com-
1	TXENS	0	R	Transmitter Enable Status
	Set when the tra	nsmitter is enable	d.	
0	RXENS	0	R	Receiver Enable Status
	Set when the red	ceiver is enabled.		

18.5.6 USARTn_CLKDIV - Clock Control Register

Offset			Bit Position Separate Separat																													
0x014	31	30	59	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	5	4	က	2	_	- 0
Reset	0																			0000000				•			•		•			
Access	RW																			I M Y												
Name	AUTOBAUDEN																		ì	2												

Bit	Name	Reset	Access	Description
31	AUTOBAUDEN	0	RW	AUTOBAUD Detection Enable
	Detects the baud rate	e based on recei	ving a 0x5	5 frame (0x00 for IrDA). This is used in Asynchronous mode.
30:23	Reserved	To ensure contions	mpatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
22:3	DIV	0x00000	RWH	Fractional Clock Divider
	Specifies the fraction field.	al clock divider f	or the USA	RT. Setting AUTOBAUDEN in USARTn_CLKDIV will overwrite the DIV
2:0	Reserved	To ensure contions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-

18.5.7 USARTn_RXDATAX - RX Buffer Data Extended Register (Actionable Reads)

Offset															Bi	t Po	siti	on														
0x018	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	∞	7	9	5	4	က	7	_	0
Reset																	0	0										000x0				
Access																	22	22										2				
Name																	FERR	PERR										RXDATA				

Bit	Name	Reset	Access	Description
31:16	Reserved	To ensure cor tions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
15	FERR	0	R	Data Framing Error
	Set if data in buffer h	as a framing erro	or. Can be	the result of a break condition.
14	PERR	0	R	Data Parity Error
	Set if data in buffer h	as a parity error	(asynchror	nous mode only).
13:9	Reserved	To ensure cor tions	npatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
8:0	RXDATA	0x000	R	RX Data
	Use this register to a	ccess data read	from the U	SART. Buffer is cleared on read access.

18.5.8 USARTn_RXDATA - RX Buffer Data Register (Actionable Reads)

Offset															Bi	t Po	siti	on														
0x01C	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	7	10	6	8	7	6	5	4	က	2	1	0
Reset						•	•	•											•									ć	0000			
Access																													Ľ			
Name																												£	KXDAIA			

Bit	Name	Reset	Access	Description
31:8	Reserved	To ensure o	compatibility (with future devices, always write bits to 0. More information in 1.2 Conven-
7:0	RXDATA	0x00	R	RX Data
	Use this register to register.	access data rea	ad from USAI	RT. Buffer is cleared on read access. Only the 8 LSB can be read using this

18.5.9 USARTn_RXDOUBLEX - RX Buffer Double Data Extended Register (Actionable Reads)

Offset	Bit Position																															
0x020	31	30	25 26 29 25 25 25 25 25						23	22	21	20	19	18	17	16	15	4	13	12	7	10	ဝ	∞	7	9	5	,	4 ო	2	_	0
Reset	0	0		000x0									0	0		•	•		•	00000												
Access	œ	2							~							œ	œ						<u>~</u>									
Name	FERR1	PERR1							RXDATA1							FERR0	PERR0	RXDATA0														

-	шС		<u> </u>	π σ α									
Bit	Name	Reset	Access	Description									
31	FERR1	0	R	Data Framing Error 1									
	Set if data in buffer h	as a framing eri	ror. Can be	the result of a break condition.									
30	PERR1	0	R	Data Parity Error 1									
	Set if data in buffer h	as a parity erro	r (asynchror	nous mode only).									
29:25	Reserved	To ensure co	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-									
24:16	RXDATA1	0x000	R	RX Data 1									
	Second frame read f	rom buffer.											
15	FERR0	0	R	Data Framing Error 0									
	Set if data in buffer h	as a framing eri	ror. Can be	the result of a break condition.									
14	PERR0	0	R	Data Parity Error 0									
	Set if data in buffer h	as a parity erroi	r (asynchror	nous mode only).									
13:9	Reserved	To ensure co	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-									
8:0	RXDATA0	0x000	R	RX Data 0									
	First frame read from buffer.												

18.5.10 USARTn_RXDOUBLE - RX FIFO Double Data Register (Actionable Reads)

Offset	Bit Po	osition
0x024	1. 1	5 4 5 7 1 1 1 2 7 1 1 2 7 1 1 2 7 1 1 2 7 1 1 2 7 1 1 2 7 1 1 2 7 1 1 1 1
Reset		00×0
Access		α α
Name		RXDATA1

Bit	Name	Reset	Access	Description
31:16	Reserved	To ensure contions	mpatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
15:8	RXDATA1	0x00	R	RX Data 1
	Second frame read fr	om buffer.		
7:0	RXDATA0	0x00	R	RX Data 0
	First frame read from	buffer.		

18.5.11 USARTn_RXDATAXP - RX Buffer Data Extended Peek Register

Offset															Bi	t Po	siti	on														
0x028	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	∞	7	9	2	4	က	2	_	0
Reset																	0	0		•						•	•	000x0				
Access																	2	œ										œ				
Name																	FERRP	PERRP										RXDATAP				

Bit	Name	Reset	Access	Description
31:16	Reserved	To ensure contions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
15	FERRP	0	R	Data Framing Error Peek
	Set if data in buffer ha	as a framing erro	or. Can be	the result of a break condition.
14	PERRP	0	R	Data Parity Error Peek
	Set if data in buffer ha	as a parity error	(asynchror	nous mode only).
13:9	Reserved	To ensure contions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
8:0	RXDATAP	0x000	R	RX Data Peek
	Use this register to ac	cess data read	from the U	SART.

18.5.12 USARTn_RXDOUBLEXP - RX Buffer Double Data Extended Peek Register

Offset															Bi	t Po	siti	on														
0x02C	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	œ	7	9	5	4	٠ 8	2	_	0
Reset	0	0										0x000					0	0										000x0				
Access	2	2										<u>~</u>					22	22										2	:			
Name	FERRP1	PERRP1										RXDATAP1					FERRP0	PERRP0										RXDATAP0				

		·		
Bit	Name	Reset	Access	Description
31	FERRP1	0	R	Data Framing Error 1 Peek
	Set if data in buffe	er has a framing e	error. Can be	the result of a break condition.
30	PERRP1	0	R	Data Parity Error 1 Peek
	Set if data in buffe	er has a parity erro	or (asynchror	nous mode only).
29:25	Reserved	To ensure o	compatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
24:16	RXDATAP1	0x000	R	RX Data 1 Peek
	Second frame rea	ad from FIFO.		
15	FERRP0	0	R	Data Framing Error 0 Peek
	Set if data in buffe	er has a framing e	error. Can be	the result of a break condition.
14	PERRP0	0	R	Data Parity Error 0 Peek
	Set if data in buffe	er has a parity erro	or (asynchror	nous mode only).
13:9	Reserved	To ensure o	compatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
8:0	RXDATAP0	0x000	R	RX Data 0 Peek
	First frame read fi	rom FIFO.		

18.5.13 USARTn_TXDATAX - TX Buffer Data Extended Register

Offset															Bi	t Po	siti	on														
0x030	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	∞	7	9	5	4	3	2	_	0
Reset																	0	0	0	0	0							000x0				
Access																	>	>	8	≥	8							≥				
Name																	RXENAT	TXDISAT	TXBREAK	TXTRIAT	UBRXAT							TXDATAX				

Bit	Name	Reset	Access	Description
31:16	Reserved	To ensure tions	compatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
15	RXENAT	0	W	Enable RX After Transmission
	Set to enable red	ception after trans	mission.	
14	TXDISAT	0	W	Clear TXEN After Transmission
	Set to disable tra	insmitter and relea	ase data bus o	directly after transmission.
13	TXBREAK	0	W	Transmit Data as Break
	Set to send data value of TXDATA		oient will see a	a framing error or a break condition depending on its configuration and the
12	TXTRIAT	0	W	Set TXTRI After Transmission
	Set to tristate tra	nsmitter by setting	TXTRI after	transmission.
11	UBRXAT	0	W	Unblock RX After Transmission
	Set to clear RXB	LOCK after transr	mission, unblo	ocking the receiver.
10:9	Reserved	To ensure tions	compatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
8:0	TXDATAX	0x000	W	TX Data
	Use this register	to write data to th	e USART. If T	XEN is set, a transfer will be initiated at the first opportunity.

18.5.14 USARTn_TXDATA - TX Buffer Data Register

Offset	Bit Position	
0x034	33 34 35 36 37 38 39 30 30 30 31 32 33 34 35 36 37 47 41 41 41 42 43 44 45 46 47 47 48 40 <th>r 0 r 4 c 7 r 0</th>	r 0 r 4 c 7 r 0
Reset		00×0
Access		```
Name		TXDATA

Bit	Name	Reset	Acces	s Description
31:8	Reserved	To ensure tions	compatibility	with future devices, always write bits to 0. More information in 1.2 Conven-
7:0	TXDATA	0x00	W	TX Data
	This frame will be	added to TX but	fer. Only 8 L	SB can be written using this register. 9th bit and control bits will be cleared.

18.5.15 USARTn_TXDOUBLEX - TX Buffer Double Data Extended Register

Offset															Bi	t Pc	siti	on														
0x038	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	ဝ	∞	7	9	2	4	က	2	_	0
Reset	0	0	0	0	0							000x0		•		•	0	0	0	0	0						•	000x0	•			
Access	≥	≥	≥	≥	≥							≥					>	≥	≥	≥	>							≥				
Name	RXENAT1	TXDISAT1	TXBREAK1	TXTRIAT1	UBRXAT1							TXDATA1					RXENAT0	TXDISAT0	TXBREAK0	TXTRIAT0	UBRXAT0							TXDATA0				

	ame	Reset		
31 P)			Access	Description
01 10	XENAT1	0	W	Enable RX After Transmission
Se	et to enable reception	after transmiss	sion.	
30 TX	XDISAT1	0	W	Clear TXEN After Transmission
Se	et to disable transmitte	er and release	data bus d	lirectly after transmission.
29 TX	KBREAK1	0	W	Transmit Data as Break
	et to send data as a b alue of USARTn_TXD		will see a	framing error or a break condition depending on its configuration and the
28 TX	KTRIAT1	0	W	Set TXTRI After Transmission
Se	et to tristate transmitte	er by setting TX	TRI after t	ransmission.
27 UE	BRXAT1	0	W	Unblock RX After Transmission
Se	et clear RXBLOCK aff	ter transmissior	n, unblocki	ng the receiver.
26:25 Re	eserved	To ensure com tions	patibility w	vith future devices, always write bits to 0. More information in 1.2 Conven-
24:16 TX	XDATA1	0x000	W	TX Data
Se	econd frame to write t	o FIFO.		
15 R	XENAT0	0	W	Enable RX After Transmission
Se	et to enable reception	after transmiss	sion.	
14 TX	XDISAT0	0	W	Clear TXEN After Transmission
Se	et to disable transmitte	er and release	data bus d	lirectly after transmission.
13 TX	KBREAK0	0	W	Transmit Data as Break
	et to send data as a b alue of TXDATA.	reak. Recipient	will see a	framing error or a break condition depending on its configuration and the
12 TX	KTRIATO	0	W	Set TXTRI After Transmission
Se	et to tristate transmitte	er by setting TX	TRI after t	ransmission.
11 UE	BRXAT0	0	W	Unblock RX After Transmission
Se	et clear RXBLOCK aft	ter transmissior	n, unblocki	ng the receiver.
10:9 Re	eserved	To ensure com tions	patibility w	vith future devices, always write bits to 0. More information in 1.2 Conven-
8:0 TX	KDATA0	0x000	W	TX Data
Fir	rst frame to write to b	uffer.		

18.5.16 USARTn_TXDOUBLE - TX Buffer Double Data Register

Offset															Bi	t Po	siti	on														
0x03C	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	7	10	6	ω	7	9	2	4	က	2	_	0
Reset		•	•			•	'		'		'	•	•	•					I	2	OXO	'						0	200			
Access																				}	>							}	>			
Name																					IADAIAI							TYDATAO	פעועט			

Bit	Name	Reset	Access	Description
31:16	Reserved	To ensure contions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
15:8	TXDATA1	0x00	W	TX Data
	Second frame to write	e to buffer.		
7:0	TXDATA0	0x00	W	TX Data
	First frame to write to	buffer.		

18.5.17 USARTn_IF - Interrupt Flag Register

Offset															Bi	t Po	siti	on														
0x040	31	30	29	28	27	26	25	24	23	22	21	20	19	9	17	16	15	4	13	12	7	10	6	∞	7	9	5	4	က	2	_	0
Reset								•				•	•			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	_	0
Access																22	2	22	~	2	2	22	2	22	2	22	22	22	22	~	22	22
Name																TCMP2	TCMP1	TCMP0	TXIDLE	CCF	SSM	MPAF	FERR	PERR	TXUF	TXOF	RXUF	RXOF	RXFULL	RXDATAV	TXBL	TXC

Bit	Name	Reset	Access	Description
31:17	Reserved	To ensure o	compatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
16	TCMP2	0	R	Timer Comparator 2 Interrupt Flag
	Set when the tim	er reaches the cor	mparator 2 va	alue, TCMP2.
15	TCMP1	0	R	Timer Comparator 1 Interrupt Flag
	Set when the tim	er reaches the cor	mparator 1 va	alue, TCMP1.
14	TCMP0	0	R	Timer Comparator 0 Interrupt Flag
	Set when the Tin	ner reaches the co	mparator 0 v	alue, TCMP0.
13	TXIDLE	0	R	TX Idle Interrupt Flag
	Set when TX goe	es idle. At this poin	t, transmissio	on has ended
12	CCF	0	R	Collision Check Fail Interrupt Flag
	Set when a collis	sion check notices	an error in th	e transmitted data.
11	SSM	0	R	Slave-Select in Master Mode Interrupt Flag
	Set when the dev	vice is selected as	a slave wher	n in master mode.
10	MPAF	0	R	Multi-Processor Address Frame Interrupt Flag
	Set when a multi	-processor addres	s frame is de	etected.
9	FERR	0	R	Framing Error Interrupt Flag
	Set when a frame	e with a framing er	ror is receive	ed while RXBLOCK is cleared.
8	PERR	0	R	Parity Error Interrupt Flag
	Set when a frame	e with a parity erro	r (asynchron	ous mode only) is received while RXBLOCK is cleared.
7	TXUF	0	R	TX Underflow Interrupt Flag
	Set when operation of a new frame.	ing as a synchrond	ous slave, no	data is available in the transmit buffer when the master starts transmission
6	TXOF	0	R	TX Overflow Interrupt Flag
	Set when a write	is done to the trar	nsmit buffer v	while it is full. The data already in the transmit buffer is preserved.
5	RXUF	0	R	RX Underflow Interrupt Flag
	Set when trying t	to read from the re	ceive buffer v	when it is empty.
4	RXOF	0	R	RX Overflow Interrupt Flag
	Set when data is	incoming while th	e receive shi	ft register is full. The data previously in the shift register is lost.

Bit	Name	Reset	Access	Description
3	RXFULL	0	R	RX Buffer Full Interrupt Flag
	Set when the rece	eive buffer becom	es full.	
2	RXDATAV	0	R	RX Data Valid Interrupt Flag
	Set when data be	comes available i	n the receive	buffer.
1	TXBL	1	R	TX Buffer Level Interrupt Flag
	Set when buffer b fied buffer level.	ecomes empty if	buffer level is	s set to 0x0, or when the number of empty TX buffer elements equals speci-
0	TXC	0	R	TX Complete Interrupt Flag
	This interrupt is so	et after a transmis	ssion when bo	oth the TX buffer and shift register are empty.

18.5.18 USARTn_IFS - Interrupt Flag Set Register

Offset															Ві	t Po	siti	on														
0x044	31	30	29	28	27	26	25	24	23	22	21	20	19	9	17	16	15	14	13	12	1	10	6	∞	7	9	5	4	က	2	_	0
Reset					•					•		•		•		0	0	0	0	0	0	0	0	0	0	0	0	0	0			0
Access																W	W	W	W	W 1	W	N M	W1	W1	W	W	W	W	N M			W
Name																TCMP2	TCMP1	TCMP0	TXIDLE	CCF	SSM	MPAF	FERR	PERR	TXUF	TXOF	RXUF	RXOF	RXFULL			TXC

Bit	Name	Reset	Access	Description
31:17	Reserved	To ensure c	ompatibility (with future devices, always write bits to 0. More information in 1.2 Conven-
16	TCMP2	0	W1	Set TCMP2 Interrupt Flag
	Write 1 to set the	TCMP2 interrupt f	flag	
15	TCMP1	0	W1	Set TCMP1 Interrupt Flag
	Write 1 to set the	TCMP1 interrupt f	flag	
14	TCMP0	0	W1	Set TCMP0 Interrupt Flag
	Write 1 to set the	TCMP0 interrupt f	flag	
13	TXIDLE	0	W1	Set TXIDLE Interrupt Flag
	Write 1 to set the	TXIDLE interrupt	flag	
12	CCF	0	W1	Set CCF Interrupt Flag
	Write 1 to set the	CCF interrupt flag	l	
11	SSM	0	W1	Set SSM Interrupt Flag
	Write 1 to set the	SSM interrupt flag]	
10	MPAF	0	W1	Set MPAF Interrupt Flag
	Write 1 to set the	MPAF interrupt fla	ng	
9	FERR	0	W1	Set FERR Interrupt Flag
	Write 1 to set the	FERR interrupt fla	ag	
8	PERR	0	W1	Set PERR Interrupt Flag
	Write 1 to set the	PERR interrupt fla	ag	
7	TXUF	0	W1	Set TXUF Interrupt Flag
	Write 1 to set the	TXUF interrupt fla	g	
6	TXOF	0	W1	Set TXOF Interrupt Flag
	Write 1 to set the	TXOF interrupt fla	ıg	
5	RXUF	0	W1	Set RXUF Interrupt Flag
	Write 1 to set the	RXUF interrupt fla	ag	
4	RXOF	0	W1	Set RXOF Interrupt Flag
	Write 1 to set the	RXOF interrupt fla	ag	
3	RXFULL	0	W1	Set RXFULL Interrupt Flag
	Write 1 to set the	RXFULL interrupt	flag	

Bit	Name	Reset	Access	Description
2:1	Reserved	To ensure tions	compatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
0	TXC	0	W1	Set TXC Interrupt Flag
	Write 1 to set the	TXC interrupt fla	9	

18.5.19 USARTn_IFC - Interrupt Flag Clear Register

Offset											В	it Po	siti	on														
0x048	30 30	27	56	25	23	22	21	20	19	8	17	16	15	4	13	12	7	10	6	8	7	9	2	4	က	2	_	0
Reset												0	0	0	0	0	0	0	0	0	0	0	0	0	0			0
												۶	2	5	2	2	٧	2	٧	2	5	2	2	5	5			2
Access												(R)W1	(R)W1	(R)W1	(R)W1	(R)W1	(R)W1	(R)W1	(R)W1	(R)W1	(R)W1	(R)W1	(R)W1	(R)W1	(R)W			(R)W1
Name												TCMP2	TCMP1	TCMP0	TXIDLE	CCF	SSM	MPAF	FERR	PERR	TXUF	TXOF	RXUF	RXOF	RXFULL			TXC
Bit	Name			Rese	t		Ac	ces	s	Des	crip	tior																
31:17	Reserved			To en tions	sure	com	pati	ibilit	y w	ith fu	ture	dev	vices	s, alı	vays	s wr	ite b	its t	o 0.	Мог	re in	forn	natic	n in	1.2	. Coi	nven	1-
16	TCMP2			0			(R))W1		Cle	ar T	СМЕ	2 Ir	nteri	rupt	Fla	g											
	Write 1 to cle (This feature									g ret	urns	the	valı	ue o	f the	e IF	and	clea	ars t	he c	orre	spo	ndir	ıg ir	iterr	upt 1	flags	i
15	TCMP1			0			(R))W1		Cle	ar T	CMF	P1 Ir	nteri	rupt	Fla	g											
	Write 1 to cle (This feature									g ret	urns	the	valı	ue o	f the	e IF	and	clea	ars t	he c	orre	spo	ndir	ıg ir	iterr	upt 1	flags	i
14	TCMP0			0			(R))W1		Cle	ar T	СМЕ	PO Ir	nteri	rupt	Fla	g											
	Write 1 to cle (This feature									g ret	urns	the	valı	ue o	f the	e IF	and	clea	ars t	he c	orre	spo	ndir	ıg ir	terr	upt 1	flags	i
13	TXIDLE			0			(R))W1		Cle	ar T	XIDI	E I	nter	rupt	t Fla	g											
	Write 1 to cle (This feature									ig re	urns	s the	val	ue c	of the	e IF	and	clea	ars t	he o	corre	espc	ndir	ng ir	nterr	upt	flags	;
12	CCF			0			(R))W1		Cle	ar C	CF	nte	rrup	t Fla	ag												
	Write 1 to cle feature must								ıg re	eturr	s th	e va	lue	of th	ie IF	and	d cle	ars	the	corr	esp	ondi	ng i	nter	rupt	flag	js (T	his
11	SSM			0			(R))W1		Cle	ar S	SM	Inte	rrup	t FI	ag												
	Write 1 to cle feature must					_			ng r	eturr	is th	e va	llue	of th	ne IF	and	d cle	ears	the	corr	esp	ond	ing i	nter	rupt	flag	gs (T	his
10	MPAF			0			(R))W1		Cle	ar M	PAF	Int	erru	ıpt F	lag												
	Write 1 to cle (This feature									retu	ns t	he v	alue	e of	the I	F ar	nd c	lear	s the	e co	rres	pon	ding	inte	errup	ot fla	ags	
9	FERR			0			(R))W1		Cle	ar F	ERF	Int	erru	ıpt F	lag												
	Write 1 to cle (This feature									retu	rns t	he v	alue	e of	the I	IF aı	nd c	lear	s the	e co	rres	pon	ding	inte	errup	ot fla	ags	
8	PERR			0			(R))W1		Cle	ar P	ERF	R Int	erru	ıpt F	Flag												
	Write 1 to cle (This feature									retu	rns t	he v	/alue	e of	the	IF a	nd c	lear	s the	e co	rres	pon	ding	inte	erru	pt fla	ags	
	(Time reature																											

Write 1 to clear the TXUF interrupt flag. Reading returns the value of the IF and clears the corresponding interrupt flags

(This feature must be enabled globally in MSC.).

Bit	Name	Reset	Access	Description
6	TXOF	0	(R)W1	Clear TXOF Interrupt Flag
		he TXOF interrupt st be enabled glob		returns the value of the IF and clears the corresponding interrupt flags
5	RXUF	0	(R)W1	Clear RXUF Interrupt Flag
		he RXUF interrup st be enabled glob	•	g returns the value of the IF and clears the corresponding interrupt flags
4	RXOF	0	(R)W1	Clear RXOF Interrupt Flag
		he RXOF interrup st be enabled glob		g returns the value of the IF and clears the corresponding interrupt flags
3	RXFULL	0	(R)W1	Clear RXFULL Interrupt Flag
		he RXFULL interrest be enabled glob		ing returns the value of the IF and clears the corresponding interrupt flags
2:1	Reserved	To ensure tions	compatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
0	TXC	0	(R)W1	Clear TXC Interrupt Flag
		he TXC interrupt f enabled globally i		returns the value of the IF and clears the corresponding interrupt flags (This

18.5.20 USARTn_IEN - Interrupt Enable Register

Offset	Bit Position	
0x04C	5 2 3 <th>4 % % T 0</th>	4 % % T 0
Reset	0 0 0 0 0 0 0 0 0 0	0 0 0 0
Access	8	RW RW RW WW
Name	TCMP2 TCMP0 TXIDLE CCF SSM MPAF FERR TXUF TXOF RXUF	RXFULL RXDATAV TXBL TXC

Bit	Name	Reset	Access	Description
31:17	Reserved	To ensure co	ompatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
16	TCMP2	0	RW	TCMP2 Interrupt Enable
	Enable/disable tl	ne TCMP2 interrupt		
15	TCMP1	0	RW	TCMP1 Interrupt Enable
	Enable/disable the	ne TCMP1 interrupt		
14	TCMP0	0	RW	TCMP0 Interrupt Enable
	Enable/disable the	ne TCMP0 interrupt		
13	TXIDLE	0	RW	TXIDLE Interrupt Enable
	Enable/disable th	ne TXIDLE interrupt	t	
12	CCF	0	RW	CCF Interrupt Enable
	Enable/disable th	ne CCF interrupt		
11	SSM	0	RW	SSM Interrupt Enable
	Enable/disable th	ne SSM interrupt		
10	MPAF	0	RW	MPAF Interrupt Enable
	Enable/disable th	ne MPAF interrupt		
9	FERR	0	RW	FERR Interrupt Enable
	Enable/disable th	ne FERR interrupt		
8	PERR	0	RW	PERR Interrupt Enable
	Enable/disable th	ne PERR interrupt		
7	TXUF	0	RW	TXUF Interrupt Enable
	Enable/disable th	ne TXUF interrupt		
6	TXOF	0	RW	TXOF Interrupt Enable
	Enable/disable tl	ne TXOF interrupt		
5	RXUF	0	RW	RXUF Interrupt Enable
	Enable/disable tl	ne RXUF interrupt		
4	RXOF	0	RW	RXOF Interrupt Enable
	Enable/disable the	ne RXOF interrupt		

Bit	Name	Reset	Access	Description
3	RXFULL	0	RW	RXFULL Interrupt Enable
	Enable/disable the	RXFULL interrupt		
2	RXDATAV	0	RW	RXDATAV Interrupt Enable
	Enable/disable the	RXDATAV interrup	ot	
1	TXBL	0	RW	TXBL Interrupt Enable
	Enable/disable the	TXBL interrupt		
0	TXC	0	RW	TXC Interrupt Enable
	Enable/disable the	TXC interrupt		

18.5.21 USARTn_IRCTRL - IrDA Control Register

10.3.21				_ ''					.vy																							
Offset														Ві	it F	Posit	on															
0x050	30	59	7 28	7	56	25	24	23	22	21	20	0	2 2	17	16	5 5	4		5 2	7	1	2	ם מ	∞	7	9	ည	4	က	7	_	0
Reset																						0X0			0				0	9	e e	0
Access																						₹			RW				§ S	2	<u>}</u>	₹
																													_			_
Name																						RPRSSEI			IRPRSEN				IRFILT	2	>	Z
																						짪			꿈				压	ָ 	<u> </u>	IREN
Bit	Name					Re	eset			Ac	ces	s	Des	crip	tic	on																
31:12	Reserv	∕ed					ens ons	ure	cor	npat	ibilit	yи	vith fu	ıture	de	evice	s, al	lw	ays w	ite k	oits	to	O. N	1or	e in	forn	natio	on in	1.2	Col	nver)-
11:8	IRPRS	SEL				0x	(Ο			RV	٧		lrD/	A PR	RS	Chai	nne	I S	elect													
	A PRS	can	be us	ed	as	inp	out to	o the	e pu	ılse ı	nod	ula	itor in	stea	ad (of TX	. Th	nis	value	sel	ect	s th	e cl	har	nnel	toι	ıse.					
	Value					М	ode						Des	cript	tior	n																_
	0					PF	RSC	Н0					PRS	S Ch	an	nel 0	sel	ec	ted													_
	1					PF	RSC	H1					PRS	S Ch	an	nel 1	sel	ec	ted													
	2					PF	RSC	H2					PRS	S Ch	an	nel 2	sel	ec	ted													
	3					PF	RSC	НЗ					PRS	S Ch	an	inel 3	sel	ec	ted													
	4					PF	RSC	H4					PRS	S Ch	an	nel 4	sel	ec	ted													
	5					PF	RSC	H5					PRS	S Ch	an	nel 5	sel	ec	ted													
	6					PF	RSC	H6					PRS	S Ch	an	nel 6	sel	ec	ted													
	7					PF	RSC	H7					PRS	S Ch	an	nel 7	sel	ec	ted													
	8						RSC						PRS	S Ch	an	inel 8	sel	ec	ted													
	9						RSC									inel 9																
	10						RSC									inel 1																
	11					PF	RSC	H11					PRS	S Ch	an	inel 1	1 se	ele	cted													
7	IRPRS	EN				0				RV	V		lrD/	A PR	RS	Chai	nne	ΙE	nable	•												
	Enable	the I	PRS	cha	ann	els	seled	cted	by	IRPI	RSS	EL	as ir	nput	to	IrDA	mo	du	le ins	ead	of	TX										
6:4	Reserv	∕ed					ens ons	ure	cor	npat	ibilit	у и	ith fu	ıture	de	evice	s, al	lw	ays w	ite k	oits	to	O. N	1or	e in	forn	natio	on in	1.2	Col	nver)-
3	IRFILT					0				RV	V		IrD/	A RX	(F	ilter																
	Set to	enab	le filte	er c	n lı	rD/	A de	mod	ula	tor.																						
	Value												Des	cript	tior	n																_
	0												No	filter	er	nable	t															
	1										led. I e det			ulse n	nust	be	hig	jh fo	or a	at le	ast 4	4 co	nse	cutiv	e c	lock	_					
																																_

Bit	Name	Reset	Access	Description
2:1	IRPW	0x0	RW	IrDA TX Pulse Width
	Configure the	pulse width generate	d by the IrDA	A modulator as a fraction of the configured USART bit period.
	Value	Mode		Description
	0	ONE		IrDA pulse width is 1/16 for OVS=0 and 1/8 for OVS=1
	1	TWO		IrDA pulse width is 2/16 for OVS=0 and 2/8 for OVS=1
	2	THREE		IrDA pulse width is 3/16 for OVS=0 and 3/8 for OVS=1
	3	FOUR		IrDA pulse width is 4/16 for OVS=0 and 4/8 for OVS=1
)	IREN	0	RW	Enable IrDA Module
	Enable IrDA m	odule and rout USAF	RT signals the	rough it.

18.5.22 USARTn_INPUT - USART Input Register

		. •										
Offset				Bit Po	ositi	on						
0x058	30 30 29 28 27 26 26	25 24 23 22	20	18 17 16	15	13	12	10 10	_ω α	7	9 2 4	2 - 0
Reset					0			0x0		0		0x0
Access					\ N			Z.		W.		AN W
					_							
Name					CLKPRS			CLKPRSSEL		RS		RXPRSSEL
					CLK			CLK		RXPRS		RX H
Bit	Name	Reset	Access	Description	1							
31:16	Reserved	To ensure contions	npatibility v	vith future dev	vices	, alway:	s wri	te bits to	0. Mo	re in:	formation in	1.2 Conven-
15	CLKPRS	0	RW	PRS CLK E	nab	le						
	When set, the PRS ch	nannel selected	as input to	CLK.								
14:12	Reserved	To ensure contions	npatibility v	vith future dev	vices	, alway:	s wri	te bits to	0. Mo	re in	formation in	1.2 Conven-
11:8	CLKPRSSEL	0x0	RW	CLK PRS C	han	nel Sel	ect					
	Select PRS channel a	as input to CLK.										
	Value	Mode		Description								
	0	PRSCH0		PRS Chann	el 0	selected	d					
	1	PRSCH1		PRS Chann	el 1	selected	d					
	2	PRSCH2		PRS Chann	el 2	selecte	d					
	3	PRSCH3		PRS Chann	el 3	selected	d					
	4	PRSCH4		PRS Chann	el 4	selecte	d					
	5	PRSCH5		PRS Chann	el 5	selecte	d					
	6	PRSCH6		PRS Chann	el 6	selected	d					
	7	PRSCH7		PRS Chann	el 7	selected	d					
	8	PRSCH8		PRS Chann	el 8	selected	d					
	9	PRSCH9		PRS Chann	el 9	selected	d					
	10	PRSCH10		PRS Chann	el 10) selecte	ed					
	11	PRSCH11		PRS Chann	el 1	selecte	ed					
7	RXPRS	0	RW	PRS RX En	able)						
	When set, the PRS ch	nannel selected	as input to	RX.								
6:4	Reserved	To ensure contions	npatibility v	vith future dev	vices	, alway:	s wri	te bits to	0. Mo	re in:	formation in	1.2 Conven-
3:0	RXPRSSEL	0x0	RW	RX PRS Ch	ann	el Selec	ct					
	Select PRS channel a	as input to RX.										
	Value	Mode		Description								

Bit	Name	Reset	Access	Description
	0	PRSCH0		PRS Channel 0 selected
	1	PRSCH1		PRS Channel 1 selected
	2	PRSCH2		PRS Channel 2 selected
	3	PRSCH3		PRS Channel 3 selected
	4	PRSCH4		PRS Channel 4 selected
	5	PRSCH5		PRS Channel 5 selected
	6	PRSCH6		PRS Channel 6 selected
	7	PRSCH7		PRS Channel 7 selected
	8	PRSCH8		PRS Channel 8 selected
	9	PRSCH9		PRS Channel 9 selected
	10	PRSCH10		PRS Channel 10 selected
	11	PRSCH11		PRS Channel 11 selected

18.5.23 USARTn_I2SCTRL - I2S Control Register

	_			
Offset				Bit Position
0x05C	30 30 29 29 27 27	24 24 22 23 22 23	20 20 4	0
Reset				000000
Access				RW RW RW RW
				.
Name				FORMAT DELAY DMASPLIT JUSTIFY MONO EN
Bit	Name	Reset	Access	Description
31:11	Reserved	To ensure con tions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
10:8	FORMAT	0x0	RW	I2S Word Format
	Configure the data-w	idth used interna	Illy for I2S	data
	Value	Mode		Description
	0	W32D32		32-bit word, 32-bit data
	1	W32D24M		32-bit word, 32-bit data with 8 lsb masked
	2	W32D24		32-bit word, 24-bit data
	3	W32D16		32-bit word, 16-bit data
	4	W32D8		32-bit word, 8-bit data
	5	W16D16		16-bit word, 16-bit data
	6	W16D8		16-bit word, 8-bit data
	7	W8D8		8-bit word, 8-bit data
7:5	Reserved	To ensure contions	npatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
4	DELAY	0	RW	Delay on I2S Data
	Set to add a one-cyc ard I2S format	le delay between	a transitio	on on the word-clock and the start of the I2S word. Should be set for stand-
3	DMASPLIT	0	RW	Separate DMA Request for Left/Right Data
	When set DMA reque	ests for right-cha	nnel data a	are put on the TXBLRIGHT and RXDATAVRIGHT DMA requests.
2	JUSTIFY	0	RW	Justification of I2S Data
	Determines whether	the I2S data is le	ft or right j	ustified
	Value	Mode		Description
	0	LEFT		Data is left-justified
	1	RIGHT		Data is right-justified
1	MONO	0	RW	Stero or Mono
	Switch between stere	eo and mono mo	de. Set for	mono

Bit	Name	Reset	Access	Description
0	EN	0	RW	Enable I2S Mode
	Set the U(S)ART in I2	I2S mode.		

18.5.24 USARTn_TIMING - Timing Register

Offset															Bi	t Po	siti	on														
0x060	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	œ	7	9	5	4	3	2	_	0
Reset			000				0×0				0×0	•			0×0	•			•	•			•				•	•				
Access			₩ M				₩ M				₩				₩																	
Name			CSHOLD				ICS				CSSETUP				TXDELAY																	

Bit	Name	Reset	Access	Description
31	Reserved	To ensure o	compatibility (with future devices, always write bits to 0. More information in 1.2 Conven-
30:28	CSHOLD	0x0	RW	Chip Select Hold

Chip Select will be asserted after the end of frame transmission. When using TCMPn, normally set TIMECMPn_TSTART to DISABLE to stop general timer and to prevent unwanted interrupts.

	Value	Mode	Description
	0	ZERO	Disable CS being asserted after the end of transmission
	1	ONE	CS is asserted for 1 baud-times after the end of transmission
	2	TWO	CS is asserted for 2 baud-times after the end of transmission
	3	THREE	CS is asserted for 3 baud-times after the end of transmission
	4	SEVEN	CS is asserted for 7 baud-times after the end of transmission
	5	TCMP0	CS is asserted after the end of transmission for TCMPVAL0 baud-times
	6	TCMP1	CS is asserted after the end of transmission for TCMPVAL1 baud-times
	7	TCMP2	CS is asserted after the end of transmission for TCMPVAL2 baud-times
7	Reserved	To ensure compatibility tions	with future devices, always write bits to 0. More information in 1.2 Conven-

Inter-character spacing after each TX frame while the TX buffer is not empty. When using USART_TIMECMPn, normally set TSTART to DISABLE to stop general timer and to prevent unwanted interrupts.

Inter-character Spacing

Value	Mode	Description
0	ZERO	There is no space between charcters
1	ONE	Create a space of 1 baud-times before start of transmission
2	TWO	Create a space of 2 baud-times before start of transmission
3	THREE	Create a space of 3 baud-times before start of transmission
4	SEVEN	Create a space of 7 baud-times before start of transmission
5	TCMP0	Create a space of before the start of transmission for TCMPVAL0 baud-times
6	TCMP1	Create a space of before the start of transmission for TCMPVAL1 baud-times

27

26:24

ICS

0x0

RW

				JSART - Universal Synchronous Asynchronous Receiver/Transmitte							
Bit	Name	Reset	Access	Description							
	7	TCMP2		Create a space of before the start of transmission for TCMPVAL2 baud-times							
23	Reserved	To ensure o	compatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-							
22:20	CSSETUP	0x0	RW	Chip Select Setup							
				rame transmission. When using USART_TIMECMPn, normally set TSTART tunwanted interrupts.							
	Value	Mode		Description							
	0	ZERO		CS is not asserted before start of transmission							
	1	ONE		CS is asserted for 1 baud-times before start of transmission							
	2	TWO		CS is asserted for 2 baud-times before start of transmission							
	3	THREE		CS is asserted for 3 baud-times before start of transmission							
	4	SEVEN		CS is asserted for 7 baud-times before start of transmission							
	5	TCMP0		CS is asserted before the start of transmission for TCMPVAL0 baud-times							
	6	TCMP1		CS is asserted before the start of transmission for TCMPVAL1 baud-times							
	7	TCMP2		CS is asserted before the start of transmission for TCMPVAL2 baud-times							
19	Reserved	To ensure o	ompatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-							
18:16	TXDELAY	0x0	RW	TX Frame Start Delay							
				e transmission. When using USART_TIMECMPn, normally set TSTART to nwanted interrupts.							
	Value	Mode		Description							
	0	DISABLE		Disable - TXDELAY in USARTn_CTRL can be used for legacy							
	1	ONE		Start of transmission is delayed for 1 baud-times							
	2	TWO		Start of transmission is delayed for 2 baud-times							
	3	THREE		Start of transmission is delayed for 3 baud-times							
	4	SEVEN		Start of transmission is delayed for 7 baud-times							
	5	TCMP0		Start of transmission is delayed for TCMPVAL0 baud-times							
	6	TCMP1		Start of transmission is delayed for TCMPVAL1 baud-times							
	7	TCMP2		Start of transmission is delayed for TCMPVAL2 baud-times							
15:0	Reserved	To ensure o	compatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-							

ripheral clock; otherwise, each single step could transmit multiple

frames instead of just transmitting one frame.

18.5.25 USARTn CTRLX - Control Register Extended

Offset									В	it Po	sitic	on														
0x064	33 28 28 28	27	25	23	22	20 21) (<u> </u>	17	16	15	4	13	12	7	10	6	_∞	_	9	2	4	က	2	_	_
Reset			11 11	1.,																			0	0	0	_
Access																							\ N	W.	N N	_
Name																							RTSINV	CTSEN	CTSINV	
Bit	Name		Reset		,	Acce	ss	Des	scrip	tion																
31:4	Reserved		To ens	sure	сотр	atibili	ity v	vith f	uture	dev	ices	, alv	vays	s wr	ite b	its t	o 0.	Мо	re in	forn	natio	on in	1.2	Coi	nve	n
3	RTSINV		0		ı	₹W		RT	S Pi	ı Inv	ersi	on														
	When set, the F	RTS pin	polarit	y is i	nverte	ed.																				
	Value							Des	scrip	tion																_
	0							The	e US	n_R	ГS р	in is	s lov	v tru	е											
	1							The	US	n_R	ГS р	in is	s hig	jh tr	ue											
2	CTSEN		0		ı	RW.		СТ	S Fu	ncti	on E	nal	oled													
	When set, frame ue transmitting,														S. A	ny d	lata	in th	ne T	X sl	hift r	egis	ter v	will c	cont	tir
	Value							Des	scrip	tion																_
	0							Ing	ore (CTS																
	1							Sto	p tra	nsm	itting	g wh	nen (CTS	si 8	nega	ated									
1	CTSINV		0		ı	RW		СТ	S Pi	ı Inv	ersi	on														
	When set, the C	CTS pin	polarit	y is i	nverte	ed.																				
	Value							Des	scrip	tion																
	0							The	e US	n_C	ГS р	in is	s lov	v tru	ie											
	1							The	e US	n_C	ГS р	in is	s hig	jh tr	ue											
0	DBGHALT		0		ı	RW.		Del	bug	Halt																
	Value							Des	scrip	tion																_
														:: T\	/ hu	ffer	ic o	mnt								_
	0							Col	ntinu	e to	trans	smit	unt	.11 17	\ Du	1101	13 61	nipi	y							

18.5.26 USARTn_TIMECMP0 - Used to Generate Interrupts and Various Delays

Reset
Name Name Reset Access Description
Name Reset Access Description 31:25 Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions 24 RESTARTEN 0 RW Restart Timer on TCMP0 Each TCMP0 event will reset and restart the timer Value Description 0 Disable the timer restarting on TCMP0 1 Enable the timer restarting on TCMP0 23 Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions
Bit Name Reset Access Description 31:25 Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions 24 RESTARTEN 0 RW Restart Timer on TCMP0 Each TCMP0 event will reset and restart the timer Value Description 0 Disable the timer restarting on TCMP0 1 Enable the timer restarting on TCMP0 23 Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions
31:25 Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions 24 RESTARTEN 0 RW Restart Timer on TCMP0 Each TCMP0 event will reset and restart the timer Value Description 0 Disable the timer restarting on TCMP0 1 Enable the timer restarting on TCMP0 23 Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions
24 RESTARTEN 0 RW Restart Timer on TCMP0 Each TCMP0 event will reset and restart the timer Value Description 0 Disable the timer restarting on TCMP0 1 Enable the timer restarting on TCMP0 23 Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions
Each TCMP0 event will reset and restart the timer Value Description Disable the timer restarting on TCMP0 Enable the timer restarting on TCMP0 Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions
Value Description Disable the timer restarting on TCMP0 Enable the timer restarting on TCMP0 To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions
Disable the timer restarting on TCMP0 1 Enable the timer restarting on TCMP0 Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions
Enable the timer restarting on TCMP0 Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions
23 Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conve tions
tions
22:20 TSTOP 0x0 RW Source Used to Disable Comparator 0
Select the source which disables comparator 0
Value Mode Description
0 TCMP0 Comparator 0 is disabled when the counter equals TCMPVAL and trig gers a TCMP0 event
1 TXST Comparator 0 is disabled at the start of transmission
2 RXACT Comparator 0 is disabled on RX going going Active (default: low)
3 RXACTN Comparator 0 is disabled on RX going Inactive
19 Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions
18:16 TSTART 0x0 RW Timer Start Source
Source used to start comparator 0 and timer
Value Mode Description
Value Mode Description 0 DISABLE Comparator 0 is disabled
0 DISABLE Comparator 0 is disabled
0 DISABLE Comparator 0 is disabled 1 TXEOF Comparator 0 and timer are started at TX end of frame

Bit	Name	Reset	Access	Description
15:8	Reserved	To ensure cor tions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
7:0	TCMPVAL	0x00	RW	Timer Comparator 0
	·	•	0	TCMP0 event and sets the TCMP0 flag. This event can also be used to 0x00 represents 256 baud times.

18.5.27 USARTn_TIMECMP1 - Used to Generate Interrupts and Various Delays

Offset									В	it Po	sitic	n											
0x06C	30 29 29	28	26	24 2	23	22	20	19	18 7	16	15	4	5 5	7	10	o 8	7	- 9	2	4	က	2 4	- 0
Reset				0		JAO	8		0x0		·					'		•		0			
Access				₩ M		/\(\)			\ \ \ \ \ \ \											<u> </u>	2		
Name				RESTARTEN		TSTOD	5		TSTART											TOMPVAI			
Bit	Name		F	Reset		A	cces	s	Descrip	otion													
31:25	Reserved			o ens	ure (compa	tibilit	y wi	th future	e dev	ices,	alw	ays w	rite k	oits to	0. Mc	ore i	infor	matio	on in	1.2 (Conv	en-
24	RESTART	EN	0)		R	W		Restart	Tim	er o	n TC	MP1										
	Each TCM	IP1 eve	nt will r	reset a	and i	restart	the t	imeı	r														
	Value		-						Descrip	tion													
	0							•	Disable	the t	timer	res	tarting	on -	ГСМ	P1							
	1								Enable	the ti	imer	rest	arting	on T	CMF	P1							
23	Reserved			o ens	ure (compa	tibilit	y wi	th future	e dev	ices,	alw	ays w	rite k	oits to	0. Mo	ore i	infor	matio	on in	1.2 (Conv	en-
22:20	TSTOP		0)x0		F	W		Source	Use	d to	Dis	able (Com	para	tor 1							
	Select the	source	which	disabl	les c	ompa	rator	1															
	Value		N	/lode					Descrip	tion													
	0		Т	CMP	1				Compai gers a l					vhen	the	counte	r eq	quals	TCN	MPV	AL an	nd tri	g-
	1		Т	XST					Compa	rator	1 is	disa	bled a	t TX	start	TX Er	ngin	ie					
	2		F	RXAC ⁻	Т				Compa	rator	1 is	disa	bled o	n R>	(goi	ng goir	ng A	Activ	e (de	efault	:: low))	
	3		F	RXAC	TN				Compa	rator	1 is	disa	bled o	n R	(goi	ng Inad	ctive	е					
19	Reserved			o ens	ure (compa	tibilit	y wi	th future	dev	ices,	alw	ays w	rite k	oits to	0. Mc	ore i	infor	matio	on in	1.2 (Conv	en-
18:16	TSTART		0)x0		F	W		Timer S	Start	Sou	rce											
	Source us	ed to sta	art con	nparat	or 1	and ti	mer																
	Value		N	/lode					Descrip	tion													
	0			DISAB	LE				Compa	rator	1 is	disa	bled										
	1			XEO	=				Compa	rator	1 an	d tin	ner ar	e sta	rted	at TX e	end	of fr	ame				
	2		T	XC					Compa	rator	1 an	d tin	ner ar	e sta	rted	at TX (Con	nplet	te				
	3		F	RXAC	Т				Compai low)	rator	1 an	d tin	ner ar	e sta	rted	at RX	goin	ng go	oing .	Activ	e (de	fault	
	4		F	RXEO	F				Compa	rator	1 an	d tin	ner ar	e sta	rted	at RX	end	of f	rame	•			

Bit	Name	Reset	Access	Description
15:8	Reserved	To ensure c	ompatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
7:0	TCMPVAL	0x00	RW	Timer Comparator 1
		•	0	a TCMP1 event and sets the TCMP1 flag. This event can also be used to 0x00 represents 256 baud times.

18.5.28 USARTn_TIMECMP2 - Used to Generate Interrupts and Various Delays

Offset												Bi	t Po	sitio	on														
0x070	31	29	28	26	25	24	23	22	20	19	18	17	16	15	4	13	12	7	10	2 6	ω ω	7	٠ (ם ע	,	4 c	ى د	1 -	0
Reset						0		,	S S			000														0x00			
Access						Z.		i	<u>}</u>			₩ M														X ≪			
Name						RESTARTEN		1	2 0 1			TSTART														TCMPVAL			
Bit	Name	•			Re	set		1	Acces	ss	Des	crip	tion																
31:25	Rese	rved			To tion		ure	comp	atibili	ty wi	ith fut	ture	dev	ices	, alv	vay	's WI	ite k	oits	to (). Мо	re	info	rmat	tion	in 1	.2 C	onvei	n-
24	REST	ART	EN		0			ı	RW		Rest	tart	Tim	er o	n T	СМ	P2												
	Each	TCM	P2 eve	ent w	ill res	set a	and	restai	t the	time	r																		
	Value	;									Desc	cript	ion																
	0										Disa	ble	the 1	time	r res	star	ting	on ⁻	TCI	MP2	2								
	1										Enal	ble t	he t	imer	res	tart	ing	on T	CN	/IP2									
23	Rese	rved			To tion		ure	сотр	atibili	'y wi	ith fut	ture	dev	ices	, alv	vay	's WI	rite t	oits	to C). Ма	re	info	rmat	tion	in 1	.2 C	onvei	n-
22:20	TSTC)P			0x0)		ı	RW		Sou	rce	Use	d to	Dis	sab	le C	om	par	ato	r 2								
	Selec	t the	source	whice	ch di	sabl	es c	ompa	ırator	2																			
	Value	}			Мо	de					Desc	cript	ion																
	0				TC	MP2	2				Com						ed w	hen	the	e co	untei	r e	qual	s TC	CMF	PVAI	_ and	d trig-	-
	1				TX	ST					Com	par	ator	2 is	disa	able	ed at	t TX	sta	art T	X Er	ngir	ne						
	2				RX	AC	Γ				Com	par	ator	2 is	disa	able	ed o	n RX	⟨ go	oing	goir	ng /	Activ	/e (d	lefa	ult:	low)		
	3				RX	AC	ΓN				Com	par	ator	2 is	disa	able	ed o	n RX	⟨ go	oing	Inac	ctiv	e						
19	Rese	rved			To tion		ure	сотр	atibili	'y wi	ith fut	ture	dev	ices	, alv	vay	's WI	rite t	oits	to C). Ма	re	info	rmat	tion	in 1	.2 C	onvei	n-
18:16	TSTA	.RT			0x0)		ı	RW		Time	er S	tart	Sou	ırce	,													
	Sourc	e use	ed to s	tart c	omp	arat	or 2	and t	imer																				
	Value	;			Мо	de					Desc	cript	ion																
	0				DIS	SAB	LE				Com	par	ator	2 is	disa	able	ed												
	1				TX	EOF	=				Com	par	ator	2 ar	nd ti	mei	r are	sta	rte	d at	TΧ є	enc	d of t	ram	е				
	2				TX	С					Com	par	ator	2 ar	nd ti	mei	r are	sta	rte	d at	TX (Cor	mple	ete					
	3				RX	AC	Γ				Com low)	-	ator	2 ar	nd ti	mei	r are	sta	rte	d at	RX (goi	ng g	joing	g Ac	tive	(def	fault:	
	4				RX	EOI	=				Com	par	ator	2 ar	nd ti	mei	r are	sta	rte	d at	RX 6	enc	d of	fram	ie				

Bit	Name	Reset	Access	Description
15:8	Reserved	To ensure tions	compatibility (with future devices, always write bits to 0. More information in 1.2 Conven-
7:0	TCMPVAL	0x00	RW	Timer Comparator 2
		•	•	a TCMP2 event and sets the TCMP2 flag. This event can also be used to 0x00 represents 256 baud times.

18.5.29 USARTn_ROUTEPEN - I/O Routing Pin Enable Register

Offset											Е	Bit P	osi	ion													
0x074	30	29	28	26	25	33	22	21	20	19	18	16	5 5	4	13	12	7	9 ,	ာ ထ	7	9	5	4	က	2	1	0
Reset						1																0	0	0	0	0	0
Access																						₩ §	S N	S.	S.	RW	ZW W
Name																						RTSPEN	CTSPEN	CLKPEN	CSPEN	TXPEN	RXPEN
Bit	Name				Rese	t		Ac	ces	s D	escri	ptio	n														
31:6	Reser	ved			To en tions	sure	com	pati	bility	with	futur	e de	evice	es, al	ways	s wr	ite b	its to	0. Mc	ore i	nforn	natio	on in	1.2	Coi	nven)-
5	RTSP	EN			0			RW	/	R	TS Pi	n E	nab	le													
	When	set, th	he RTS	S pin	of the	USA	RT i	is er	nable	ed.																	
	Value				-					D	escrip	otion	า														_
	0									Т	he US	Sn_F	RTS	pin i	s dis	able	ed										
	1									Т	he US	Sn_F	RTS	pin i	s en	able	ed										_
4	CTSP	EN			0			RW	/	C	TS Pi	n E	nab	le													
	When	set, th	he CTS	S pin	of the	USA	RT	is er	nable	ed.																	
	Value									С	escrip	otion	า														_
	0									Т	he US	Sn_C	CTS	pin i	s dis	able	ed										
	1									Т	he US	Sn_C	CTS	pin i	s en	able	ed										_
3	CLKP	EN			0			RW	/	C	LK P	in E	nab	le													
	When	set, th	he CLł	<pin< th=""><th>of the</th><th>USA</th><th>.RT i</th><th>is er</th><th>nable</th><th>ed.</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></pin<>	of the	USA	.RT i	is er	nable	ed.																	
	Value									С	escrip	otion	า														_
	0									Т	he US	Sn_C	CLK	pin i	s dis	able	ed										
	1									Т	he US	Sn_C	CLK	pin i	s en	able	d										_
2	CSPE	:N			0			RW	/	C	S Pin	En	able)													
	When	set, th	he CS	pin d	of the U	JSAF	RT is	ena	abled	d.																	
	Value									С	escrip	otion	า														_
	0									Т	he US	Sn_C	CS p	in is	disa	bled	t										
	1									Т	he US	Sn_C	CS p	in is	enal	bled											_
1	TXPE	N			0			RW	/	Т	X Pin	Ena	able	!													
	When	set, th	he TX/	MOS	SI pin c	f the	USA	ART	is e	nabl	ed																
	Value									D	escrip	otion	1														_
	0									Т	he U(S)n_	_TX	(MO	SI) p	in is	s dis	abled	l								_
	1									Т	he U(S)n_	_TX	(MO	SI) p	in is	s en	abled									

Bit	Name	Reset	Access	Description
0	RXPEN	0	RW	RX Pin Enable
	When set, the RX/MI	SO pin of the U	SART is en	abled.
	Value			Description
	0			The U(S)n_RX (MISO) pin is disabled
	1			The U(S)n_RX (MISO) pin is enabled

18.5.30 USARTn_ROUTELOC0 - I/O Routing Location Register

Offset															Bi	t Po	siti	on														
0x078	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	ω	7	9	2	4	က	2	_	0
Reset					2	0000				•			6	noxo Oxo							2	000								0000		
Access					<u>}</u>	<u>}</u>							2	<u>}</u>							2	<u>}</u>							2	Ž		
Name					2	CLALOC							00	CSEOC							\ \ \ \	J V C							2	ZYFOC		

Name		CLKLC			CSLOC		TXLOC		RXLOC
Bit	Name		Reset	Access	Description	1			
31:30	Reserv	red .	To ensure con tions	npatibility v	vith future dev	vices, alv	ways write bits to 0. Mo	re inforn	nation in 1.2 Conven-
29:24	CLKLC)C	0x00	RW	I/O Locatio	n			
	Decide	s the location of	of the USART CI	LK pin.					
	Value		Mode		Description				
	0		LOC0		Location 0				
	1		LOC1		Location 1				
	2		LOC2		Location 2				
	3		LOC3		Location 3				
	4		LOC4		Location 4				
	5		LOC5		Location 5				
	6		LOC6		Location 6				
	7		LOC7		Location 7				
	8		LOC8		Location 8				
	9		LOC9		Location 9				
	10		LOC10		Location 10				
	11		LOC11		Location 11				
	12		LOC12		Location 12				
	13		LOC13		Location 13				
	14		LOC14		Location 14				
	15		LOC15		Location 15				
	16		LOC16		Location 16				
	17		LOC17		Location 17				
	18		LOC18		Location 18				
	19		LOC19		Location 19				
	20		LOC20		Location 20				
	21		LOC21		Location 21				
	22		LOC22		Location 22				
	23		LOC23		Location 23				

			•
Bit	Name	Reset Access	Description
	24	LOC24	Location 24
	25	LOC25	Location 25
	26	LOC26	Location 26
	27	LOC27	Location 27
	28	LOC28	Location 28
	29	LOC29	Location 29
	30	LOC30	Location 30
	31	LOC31	Location 31
23:22	Reserved	To ensure compatibility tions	with future devices, always write bits to 0. More information in 1.2 Conven-
21:16	CSLOC	0x00 RW	I/O Location
	Decides the location	of the USART CS pin.	
	Value	Mode	Description
	0	LOC0	Location 0
	1	LOC1	Location 1
	2	LOC2	Location 2
	3	LOC3	Location 3
	4	LOC4	Location 4
	5	LOC5	Location 5
	6	LOC6	Location 6
	7	LOC7	Location 7
	8	LOC8	Location 8
	9	LOC9	Location 9
	10	LOC10	Location 10
	11	LOC11	Location 11
	12	LOC12	Location 12
	13	LOC13	Location 13
	14	LOC14	Location 14
	15	LOC15	Location 15
	16	LOC16	Location 16
	17	LOC17	Location 17
	18	LOC18	Location 18
	19	LOC19	Location 19
	20	LOC20	Location 20
	21	LOC21	Location 21
	22	LOC22	Location 22
	23	LOC23	Location 23

Bit	Name	Reset Access	Description		
	24	LOC24	Location 24		
	25	LOC25	Location 25		
	26	LOC26	Location 26		
	27	LOC27	Location 27		
	28	LOC28	Location 28		
	29	LOC29	Location 29		
	30	LOC30	Location 30		
	31	LOC31	Location 31		
15:14	Reserved	To ensure compatibility tions	with future devices, always write bits to 0. More information in 1.2 Conven-		
13:8	TXLOC	0x00 RW	I/O Location		
	Decides the location of the USART TX pin.				
	Value	Mode	Description		
	0	LOC0	Location 0		
	1	LOC1	Location 1		
	2	LOC2	Location 2		
	3	LOC3	Location 3		
	4	LOC4	Location 4		
	5	LOC5	Location 5		
	6	LOC6	Location 6		
	7	LOC7	Location 7		
	8	LOC8	Location 8		
	9	LOC9	Location 9		
	10	LOC10	Location 10		
	11	LOC11	Location 11		
	12	LOC12	Location 12		
	13	LOC13	Location 13		
	14	LOC14	Location 14		
	15	LOC15	Location 15		
	16	LOC16	Location 16		
	17	LOC17	Location 17		
	18	LOC18	Location 18		
	19	LOC19	Location 19		
	20	LOC20	Location 20		
	21	LOC21	Location 21		
	22	LOC22	Location 22		
	23	LOC23	Location 23		

			<u> </u>		
Bit	Name	Reset Access	Description		
	24	LOC24	Location 24		
	25	LOC25	Location 25		
	26	LOC26	Location 26		
	27	LOC27	Location 27		
	28	LOC28	Location 28		
	29	LOC29	Location 29		
	30	LOC30	Location 30		
	31	LOC31	Location 31		
7:6	Reserved	To ensure compatibility tions	with future devices, always write bits to 0. More information in 1.2 Conven-		
5:0	RXLOC	0x00 RW	I/O Location		
	Decides the location of the USART RX pin.				
	Value	Mode	Description		
	0	LOC0	Location 0		
	1	LOC1	Location 1		
	2	LOC2	Location 2		
	3	LOC3	Location 3		
	4	LOC4	Location 4		
	5	LOC5	Location 5		
	6	LOC6	Location 6		
	7	LOC7	Location 7		
	8	LOC8	Location 8		
	9	LOC9	Location 9		
	10	LOC10	Location 10		
	11	LOC11	Location 11		
	12	LOC12	Location 12		
	13	LOC13	Location 13		
	14	LOC14	Location 14		
	15	LOC15	Location 15		
	16	LOC16	Location 16		
	17	LOC17	Location 17		
	18	LOC18	Location 18		
	19	LOC19	Location 19		
	20	LOC20	Location 20		
	21	LOC21	Location 21		
	22	LOC22	Location 22		
	23	LOC23	Location 23		

Bit	Name	Reset	Access	Description
	24	LOC24		Location 24
	25	LOC25		Location 25
	26	LOC26		Location 26
	27	LOC27		Location 27
	28	LOC28		Location 28
	29	LOC29		Location 29
	30	LOC30		Location 30
	31	LOC31		Location 31

18.5.31 USARTn_ROUTELOC1 - I/O Routing Location Register

10.5.51	USAKIII_K	UUI	ELU	C	- 1/C	K	Julii	ng L	-00	alio	II F	Regi	ster																			
Offset													В	it	Pos	ition																
0x07C	30 29	28	27	26	25	24	23	22	21	20	10	2 8	17	3	16	5 4	12	2	12	11	10	6	8	7	9	5	4	۲	٥ ر	1 .	.	0
Reset																				0x0									00x0			
Access																				Z.									S N			
Name																				RTSLOC									CTSLOC			
Bit	Name				Res	set			Ac	ces	s	De	scri	oti	on																	
31:14	Reserved				To d		ure	com	pat	ibilit	y v	vith f	uture	e d	levic	es, a	lwa	ays	write	e bii	ts to	0.	Мо	re ir	nforn	natio	on in	1 1.	.2 C	on	ven	-
13:8	RTSLOC				0x0	0			RV	٧		I/O	Loc	at	ion																	
	Decides th	ne loc	catio	n of	f the	US.	AR1	ΓRT	S p	oin.																						
	Value				Мо	de						De	scrip	tio	n																	_
	0				LO	C0						Loc	catio	n ()																	_
	1				LO	C1						Lo	catio	n 1	1																	
	2				LO	C2						Lo	catio	n 2	2																	
	3				LO	СЗ						Loc	catio	n 3	3																	
	4				LO	C4						Loc	catio	n 4	4																	
	5				LO	C5						Loc	catio	n 5	5																	
	6				LO	C6						Loc	catio	n 6	6																	
	7				LO	C7						Loc	catio	n 7	7																	
	8				LO	C8						Loc	catio	n 8	8																	
	9				LO	C9						Loc	catio	n 9	9																	
	10				LO	C10						Loc	catio	n 1	10																	
	11				LO	C11						Loc	catio	n 1	11																	

Location 12

Location 13

Location 14

Location 15

Location 16

Location 17

Location 18

Location 19

Location 20

Location 21

Location 22

12

13

14

15

16 17

18

19

20

21

22

LOC12

LOC13

LOC14

LOC15

LOC16

LOC17

LOC18

LOC19

LOC20

LOC21


LOC22

Bit	Name	Reset Acce	ess Description
	23	LOC23	Location 23
	24	LOC24	Location 24
	25	LOC25	Location 25
	26	LOC26	Location 26
	27	LOC27	Location 27
	28	LOC28	Location 28
	29	LOC29	Location 29
	30	LOC30	Location 30
	31	LOC31	Location 31
7:6	Reserved	To ensure compatibitions	ility with future devices, always write bits to 0. More information in 1.2 Conven-
5:0	CTSLOC	0x00 RW	I/O Location
	Decides the loca	ation of the USART CTS pin	
	Value	Mode	Description
	0	LOC0	Location 0
	1	LOC1	Location 1
	2	LOC2	Location 2
	3	LOC3	Location 3
	4	LOC4	Location 4
	5	LOC5	Location 5
	6	LOC6	Location 6
	7	LOC7	Location 7
	8	LOC8	Location 8
	9	LOC9	Location 9
	10	LOC10	Location 10
	11	LOC11	Location 11
	12	LOC12	Location 12
	13	LOC13	Location 13
	14	LOC14	Location 14
	15	LOC15	Location 15
	16	LOC16	Location 16
	17	LOC17	Location 17
	18	LOC18	Location 18
	19	LOC19	Location 19
	20	LOC20	Location 20
	21	LOC21	Location 21
	22	LOC22	Location 22

Bit	Name	Reset	Access	Description
	23	LOC23		Location 23
	24	LOC24		Location 24
	25	LOC25		Location 25
	26	LOC26		Location 26
	27	LOC27		Location 27
	28	LOC28		Location 28
	29	LOC29		Location 29
	30	LOC30		Location 30
	31	LOC31		Location 31

19. LEUART - Low Energy Universal Asynchronous Receiver/Transmitter





Quick Facts

What?

The LEUART provides full UART communication using a low frequency 32.768 kHz clock, and has special features for communication without CPU intervention.

Why?

It allows UART communication to be performed in low energy modes, using only a few μA during active communication and only 150 nA when waiting for incoming data.

How?

A low frequency clock signal allows communication with less energy. Using DMA, the LEUART can transmit and receive data with minimal CPU intervention. Special UART-frames can be configured to help control the data flow, further automating data transmission.

19.1 Introduction

The unique Low Energy UART (LEUART) is a UART that allows two-way UART communication on a strict power budget. Only a 32.768 kHz clock is needed to allow UART communication up to 9600 baud.

Even when the system is in low energy mode EM2 Deep Sleep (with most core functionality turned off), the LEUART can wait for an incoming UART frame while having an extremely low energy consumption. When a UART frame is completely received, the CPU can quickly be woken up. Alternatively, multiple frames can be transferred via the Direct Memory Access (DMA) module into RAM memory before waking up the CPU.

Received data can optionally be blocked until a configurable start frame is detected. A signal frame can be configured to generate an interrupt indicating the end of a data transmission. The start frame and signal frame can be used in combination to handle higher level communication protocols.

Similarly, data can be transmitted in EM2 Deep Sleep either on a frame-by-frame basis with data from the CPU or through use of the DMA.

The LEUART includes all necessary hardware support to make asynchronous serial communication possible with minimal software overhead and low energy consumption.

19.2 Features

- · Low energy asynchronous serial communications
- · Full/half duplex communication
- · Separate TX / RX enable
- · Separate double buffered transmit buffer and receive buffer
- · Programmable baud rate, generated as a fractional division of the LFBCLK
 - · Supports baud rates from 300 baud to 9600 baud
- · Can use a high frequency clock source for even higher baud rates
- Configurable number of data bits: 8 or 9 (plus parity bit, if enabled)
- · Configurable parity: off, even or odd
 - · HW parity bit generation and check
- · Configurable number of stop bits, 1 or 2
- · Capable of sleep-mode wake-up on received frame
 - · Either wake-up on any received byte or
 - · Wake up only on specified start and signal frames
- · Supports transmission and reception in EM0 Active, EM1 Sleep and EM2 Deep Sleep with
 - Full DMA support
 - · Specified start-frame can start reception automatically
- · IrDA modulator (pulse generator, pulse extender)
- · Multi-processor mode
- · Loopback mode
 - · Half duplex communication
 - · Communication debugging
- · PRS RX input

19.3 Functional Description

An overview of the LEUART module is shown in Figure 19.1 LEUART Overview on page 618.




Figure 19.1. LEUART Overview

19.3.1 Frame Format

The frame format used by the LEUART consists of a set of data bits in addition to bits for synchronization and optionally a parity bit for error checking. A frame starts with one start-bit (S), where the line is driven low for one bit-period. This signals the start of a frame, and is used for synchronization. Following the start bit are 8 or 9 data bits and an optional parity bit. The data is transmitted with the least significant bit first. Finally, a number of stop-bits, where the line is driven high, end the frame. The frame format is shown in Figure 19.2 LEUART Asynchronous Frame Format on page 619.




Figure 19.2. LEUART Asynchronous Frame Format

The number of data bits in a frame is set by DATABITS in LEUARTn_CTRL, and the number of stop-bits is set by STOPBITS in LEUARTn_CTRL. Whether or not a parity bit should be included, and whether it should be even or odd is defined by PARITY in LEUARTn_CTRL. For communication to be possible, all parties of an asynchronous transfer must agree on the frame format being used.

The frame format used by the LEUART can be inverted by setting INV in LEUARTn_CTRL. This affects the entire frame, resulting in a low idle state, a high start-bit, inverted data and parity bits, and low stop-bits. INV should only be changed while the receiver is disabled.

19.3.1.1 Parity Bit Calculation and Handling

Hardware automatically inserts parity bits into outgoing frames and checks the parity bits of incoming frames. The possible parity modes are defined in Table 19.1 LEUART Parity Bit on page 619. When even parity is chosen, a parity bit is inserted to make the number of high bits (data + parity) even. If odd parity is chosen, the parity bit makes the total number of high bits odd. When parity bits are disabled, which is the default configuration, the parity bit is omitted.

Descripti

Table 19.1. LEUART Parity Bit

PARITY [1:0]	Description
00	No parity (default)
01	Reserved
10	Even parity
11	Odd parity

See 19.3.5.4 Parity Error for more information on parity bit handling.

19.3.2 Clock Source

The LEUART clock source is selected by the LFB bit field the CMU_LFBCLKSEL register. The clock is prescaled by the LEUARTn bitfield in the CMU_LFBPRESC0 register and enabled by the LEUARTn bit in the CMU_LFBCLKEN0. See Figure 11.2 CMU Overview - Low Frequency Portion on page 282 for a diagram of the clocking structure.

To use this module, the LE interface clock must be enabled in CMU_HFBUSCLKEN0, in addition to the module clock.

19.3.3 Clock Generation

The LEUART clock defines the transmission and reception data rate. The clock generator employs a fractional clock divider to allow baud rates that are not attainable by integral division of the 32.768 kHz clock that drives the LEUART.

The clock divider used in the LEUART is a 14-bit value, with a 9-bit integral part and a 5-bit fractional part. The baud rate of the LEUART is given by:

br = fLEUARTn / (1 + LEUARTn CLKDIV / 256)

Figure 19.3. LEUART Baud Rate Equation

where fLEUARTn is the clock frequency supplied to the LEUART. The value of LEUARTn_CLKDIV thus defines the baud rate of the LEUART. The integral part of the divider is right-aligned in the upper 24 bits of LEUARTn_CLKDIV and the fractional part is left-aligned in the lower 8 bits. The divider is thus a 256th of LEUARTn CLKDIV as seen in the equation.

As an example let us assume fLEUART = 22.5 kHz and the value of DIV in LEUARTn_CLKDIV is $0x0028 \text{ (LEUARTn_CLKDIV = } 0x00000140)$. The baud rate = 22.5 kHz / (1 + 0x140 / 256) = 22.5 kHz / 2.25 = 10 kHz.

For a desired baud rate br_{DESIRED}, LEUARTn_CLKDIV can be calculated by using:

LEUARTn_CLKDIV = 256 x (fLEUARTn/br_{DESIRED} - 1)

Figure 19.4. LEUART CLKDIV Equation

It's important to note that this equation results in a 32bit value for the LEUARTn_CLKDIV register but only bits [16:3] are valid and all others must be 0. For example if we have a 32 kHz clock and whish to achieve a baud rate of 10 kHz the equation above results in a LEUARTn_CLKDIV value of 0x233. However, the actual value of the register will be 0x230 since bits [2:0] cannot be set. This limits the best achievable acuracy. In this example the actual baud rate will be 32 kHz / (1+ 0x230 / 255) = 10.039 kHz instead of 32 kHz / (1+ 0x233 / 255) = 10.002 kHz.

Table 19.2 LEUART Baud Rates on page 620 lists a set of desired baud rates and the closest baud rates reachable by the LEUART with a 32.768 kHz clock source. It also shows the average baud rate error.

Desired baud rate	LEUARTn_CLKDIV	LEUARTn_CLKDIV/256	Actual Baud Rate	Error [%]
300	27704	108.21875	300.0217	0.01
600	13728	53.625	599.8719	-0.02
1200	6736	26.3125	1199.744	-0.02
2400	3240	12.65625	2399.487	-0.02
4800	1488	5.8125	4809.982	0.21
9600	616	2.40625	9619.963	0.21

Table 19.2. LEUART Baud Rates

19.3.4 Data Transmission

Data transmission is initiated by writing data to the transmit buffer using one of the methods described in 19.3.4.1 Transmit Buffer Operation. When the transmit shift register is empty and ready for new data, a frame from the transmit buffer is loaded into the shift register, and if the transmitter is enabled, transmission begins. When the frame has been transmitted, a new frame is loaded into the shift register if available, and transmission continues. If the transmit buffer is empty, the transmitter goes to an idle state, waiting for a new frame to become available. Transmission is enabled through the command register LEUARTn_CMD by setting TXEN, and disabled by setting TXDIS. When the transmitter is disabled using TXDIS, any ongoing transmission is aborted, and any frame currently being transmitted is discarded. When disabled, the TX output goes to an idle state, which by default is a high value. Whether or not the transmitter is enabled at a given time can be read from TXENS in LEUARTn_STATUS. After a transmission, when there is no more data in the shift register or transmit buffer, the TXC flag in LEUARTn_STATUS and the TXC interrupt flag in LEUARTn_IF are set, signaling that the transmitter is idle. The TXC status flag is cleared when a new byte becomes available for transmission, but the TXC interrupt flag must be cleared by software.

19.3.4.1 Transmit Buffer Operation

A frame can be loaded into the transmit buffer by writing to LEUARTn_TXDATA or LEUARTn_TXDATAX. Using LEUARTn_TXDATA allows 8 bits to be written to the buffer. If 9 bit frames are used, the 9th bit will in that case be set to the value of BIT8DV in LEUARTn_CTRL. To set the 9th bit directly and/or use transmission control, LEUARTn_TXDATAX must be used. When writing data to the transmit buffer using LEUARTn_TXDATAX, the 9th bit written to LEUARTn_TXDATAX overrides the value in BIT8DV, and alone defines the 9th bit that is transmitted if 9-bit frames are used.

If a write is attempted to the transmit buffer when it is not empty, the TXOF interrupt flag in LEUARTn_IF is set, indicating the overflow. The data already in the buffer is in that case preserved, and no data is written.

In addition to the interrupt flag TXC in LEUARTn_IF and the status flag TXC in LEUARTn_STATUS which are set when the transmitter becomes idle, TXBL in LEUARTn_STATUS and the TXBL interrupt flag in LEUARTn_IF are used to indicate the level of the transmit buffer. Whenever the transmit buffer becomes empty, these flags are set high. Both the TXBL status flag and the TXBL interrupt flag are cleared automatically when data is written to the transmit buffer.

There is also TXIDLE status in LEUART_STATUS which can be used to detect when the transmit state machine is in the idle state.

The transmit buffer, including the TX shift register can be cleared by setting command bit CLEARTX in LEUARTn_CMD. This will prevent the LEUART from transmitting the data in the buffer and shift register, and will make them available for new data. Any frame currently being transmitted will not be aborted. Transmission of this frame will be completed. An overview of the operation of the transmitter is shown in Figure 19.5 LEUART Transmitter Overview on page 621.




Figure 19.5. LEUART Transmitter Overview

19.3.4.2 Frame Transmission Control

The transmission control bits, which can be written using LEUARTn_TXDATAX, affect the transmission of the written frame. The following options are available:

- Generate break: By setting TXBREAK, the output will be held low during the first stop-bit period to generate a framing error. A receiver that supports break detection detects this state, allowing it to be used e.g. for framing of larger data packets. The line is driven high for one bit period before the next frame is transmitted so the next start condition can be identified correctly by the recipient. Continuous breaks lasting longer than an UART frame are thus not supported by the LEUART. GPIO can be used for this. Note that when AUTOTRI in LEUARTn_CTRL is used, the transmitter is not tristated before the high-bit after the break has been transmitted.
- Disable transmitter after transmission: If TXDISAT is set, the transmitter is disabled after the frame has been fully transmitted.
- Enable receiver after transmission: If RXENAT is set, the receiver is enabled after the frame has been fully transmitted. It is enabled in time to detect a start-bit directly after the last stop-bit has been transmitted.

The transmission control bits in the LEUART cannot tristate the transmitter. This is performed automatically by hardware if AUTOTRI in LEUARTn_CTRL is set. See 19.3.7 Half Duplex Communication for more information on half duplex operation.

19.3.5 Data Reception

Data reception is enabled by setting RXEN in LEUARTn_CMD. When the receiver is enabled, it actively samples the input looking for a transition from high to low indicating the start bit of a new frame. When a start bit is found, reception of the new frame begins if the receive shift register is empty and ready for new data. When the frame has been received, it is pushed into the receive buffer, making the shift register ready for another frame of data, and the receiver starts looking for another start bit. If the receive buffer is full, the received frame remains in the shift register until more space in the receive buffer is available.

If an incoming frame is detected while both the receive buffer and the receive shift register are full, the data in the receive shift register is overwritten, and the RXOF interrupt flag in LEUARTn_IF is set to indicate the buffer overflow.

The receiver can be disabled by setting the command bit RXDIS in LEUARTn_CMD. Any frame currently being received when the receiver is disabled is discarded. Whether or not the receiver is enabled at a given time can be read out from RXENS in LEUARTn_STATUS.

The receive buffer,can be cleared by setting command bit CLEARRX in LEUARTn_CMD. This will make it avaliable for new data. Any frame currently being received will not be aborted and will become the first received frame when complete.

19.3.5.1 Receive Buffer Operation

When data becomes available in the receive buffer, the RXDATAV flag in LEUARTn_STATUS and the RXDATAV interrupt flag in LEUARTn_IF are set. Both the RXDATAV status flag and the RXDATAV interrupt flag are cleared by hardware when data is no longer available, i.e. when data has been read out of the buffer.

Data can be read from receive buffer using either LEUARTn_RXDATA or LEUARTn_RXDATAX. LEUARTn_RXDATA gives access to the 8 least significant bits of the received frame, while LEUARTn_RXDATAX must be used to get access to the 9th, most significant bit. The LEUARTn_RXDATAX register also contains status information regarding the frame.

When a frame is read from the receive buffer using LEUARTn_RXDATA or LEUARTn_RXDATAX, the frame is removed from the buffer, making room for a new one. If an attempt is done to read more frames from the buffer than what is available, the RXUF interrupt flag in LEUARTn IF is set to signal the underflow, and the data read from the buffer is undefined.

Frames can also be read from the receive buffer without removing the data by using LEUARTn_RXDATAXP, which gives access to the frame in the buffer including control bits. Data read from this register when the receive buffer is empty is undefined. No underflow interrupt is generated by a read using LEUARTn_RXDATAXP, i.e. the RXUF interrupt flag is never set as a result of reading from LEUARTn RXDATAXP.

An overview of the operation of the receiver is shown in Figure 19.6 LEUART Receiver Overview on page 622.




Figure 19.6. LEUART Receiver Overview

19.3.5.2 Blocking Incoming Data

When using hardware frame recognition, as detailed in 19.3.5.6 Programmable Start Frame, 19.3.5.7 Programmable Signal Frame, and 19.3.5.8 Multi-Processor Mode, it is necessary to be able to let the receiver sample incoming frames without passing the frames to software by loading them into the receive buffer. This is accomplished by blocking incoming data.

Incoming data is blocked as long as RXBLOCK in LEUARTn_STATUS is set. When blocked, frames received by the receiver will not be loaded into the receive buffer, and software is not notified by the RXDATAV bit in LEUARTn_STATUS or the RXDATAV interrupt flag in LEUARTn_IF at their arrival. For data to be loaded into the receive buffer, RXBLOCK must be cleared in the instant a frame is fully received by the receiver. RXBLOCK is set by setting RXBLOCKEN in LEUARTn_CMD and disabled by setting RXBLOCKDIS also in LEUARTn_CMD. There are two exceptions where data is loaded into the receive buffer even when RXBLOCK is set. The first is when an address frame is received when in operating in multi-processor mode as shown in 19.3.5.8 Multi-Processor Mode. The other case is when receiving a start-frame when SFUBRX in LEUARTn_CTRL is set; see 19.3.5.6 Programmable Start Frame

Frames received containing framing or parity errors will not result in the FERR and PERR interrupt flags in LEUARTn_IF being set while RXBLOCK is set. Hardware recognition is not applied to these erroneous frames, and they are silently discarded.

Note:

- If a frame is received while RXBLOCK in LEUARTn_STATUS is cleared, but stays in the receive shift register because the receive buffer is full, the received frame will be loaded into the receive buffer when space becomes available even if RXBLOCK is set at that time.
- The overflow interrupt flag RXOF in LEUARTn_IF will be set if a frame in the receive shift register, waiting to be loaded into the receive buffer is overwritten by an incoming frame even though RXBLOCK is set.

19.3.5.3 Data Sampling

The receiver samples each incoming bit as close as possible to the middle of the bit-period. Except for the start-bit, only a single sample is taken of each of the incoming bits.

The length of a bit-period is given by 1 + LEUARTn_CLKDIV/256, as a number of 32.768 kHz clock periods. Let the clock cycle where a start-bit is first detected be given the index 0. The optimal sampling point for each bit in the UART frame is then given by the following equation:

 $S_{opt}(n) = n (1 + LEUARTn_CLKDIV/256) + LEUARTn_CLKDIV/512$

Figure 19.7. LEUART Optimal Sampling Point

where n is the bit-index.

Since samples are only done on the positive edges of the 32.768 kHz clock, the actual samples are performed on the closest positive edge, i.e. the edge given by the following equation:

 $S(n) = floor(n \times (1 + LEUARTn CLKDIV/256) + LEUARTn CLKDIV/512)$

Figure 19.8. LEUART Actual Sampling Point

The sampling location will thus have jitter according to difference between S_{opt} and S. The start-bit is found at n=0, then follows the data bits, any parity bit, and the stop bits.

If the value of the start-bit is found to be high, then the start-bit is discarded, and the receiver waits for a new start-bit.

19.3.5.4 Parity Error

When the parity bit is enabled, a parity check is automatically performed on incoming frames. When a parity error is detected in a frame, the data parity error bit PERR in the frame is set, as well as the interrupt flag PERR. Frames with parity errors are loaded into the receive buffer like regular frames.

PERR can be accessed by reading the frame from the receive buffer using the LEUARTn_RXDATAX register.

19.3.5.5 Framing Error and Break Detection

A framing error is the result of a received frame where the stop bit was sampled to a value of 0. This can be the result of noise and baud rate errors, but can also be the result of a break generated by the transmitter on purpose.

When a framing error is detected, the framing error bit FERR in the received frame is set. The interrupt flag FERR in LEUARTn_IF is also set. Frames with framing errors are loaded into the receive buffer like regular frames.

FERR can be accessed by reading the frame from the receive buffer using the LEUARTn_RXDATAX or LEUARTn_RXDATAXP registers.

19.3.5.6 Programmable Start Frame

The LEUART can be configured to start receiving data when a special start frame is detected on the input. This can be useful when operating in low energy modes, allowing other devices to gain the attention of the LEUART by transmitting a given frame.

When SFUBRX in LEUARTn_CTRL is set, an incoming frame matching the frame defined in LEUARTn_STARTFRAME will result in RXBLOCK in LEUARTn_STATUS being cleared. This can be used to enable reception when a specified start frame is detected. If the receiver is enabled and blocked, i.e. RXENS and RXBLOCK in LEUARTn_STATUS are set, the receiver will receive all incoming frames, but unless an incoming frame is a start frame it will be discarded and not loaded into the receive buffer. When a start frame is detected, the block is cleared, and frames received from that point, including the start frame, are loaded into the receive buffer.

An incoming start frame results in the STARTF interrupt flag in LEUARTn_IF being set, regardless of the value of SFUBRX in LEUARTn CTRL. This allows an interrupt to be made when the start frame is detected.

When 8 data-bit frame formats are used, only the 8 least significant bits of LEUARTn_STARTFRAME are compared to incoming frames. The full length of LEUARTn_STARTFRAME is used when operating with frames consisting of 9 data bits.

Note: The receiver must be enabled for start frames to be detected. In addition, a start frame with a parity error or framing error is not detected as a start frame.

19.3.5.7 Programmable Signal Frame

As well as the configurable start frame, a special signal frame can be specified. When a frame matching the frame defined in LEUARTn_SIGFRAME is detected by the receiver, the SIGF interrupt flag in LEUARTn_IF is set. As for start frame detection, the receiver must be enabled for signal frames to be detected.

One use of the programmable signal frame is to signal the end of a multi-frame message transmitted to the LEUART. An interrupt will then be triggered when the packet has been completely received, allowing software to process it. Used in conjunction with the programmable start frame and DMA, this makes it possible for the LEUART to automatically begin the reception of a packet on a specified start frame, load the entire packet into memory, and give an interrupt when reception of a packet has completed. The device can thus wait for data packets in EM2 Deep Sleep, and only be woken up when a packet has been completely received.

A signal frame with a parity error or framing error is not detected as a signal frame.

19.3.5.8 Multi-Processor Mode

To simplify communication between multiple processors and maintain compatibility with the USART, the LEUART supports a multi-processor mode. In this mode the 9th data bit in each frame is used to indicate whether the content of the remaining 8 bits is data or an address.

When multi-processor mode is enabled, an incoming 9-bit frame with the 9th bit equal to the value of MPAB in LEUARTn_CTRL is identified as an address frame. When an address frame is detected, the MPAF interrupt flag in LEUARTn_IF is set, and the address frame is loaded into the receive register. This happens regardless of the value of RXBLOCK in LEUARTn_STATUS.

Multi-processor mode is enabled by setting MPM in LEUARTn_CTRL. The mode can be used in buses with multiple slaves, allowing the slaves to be addressed using the special address frames. An addressed slave, which was previously blocking reception using RXBLOCK, would then unblock reception, receive a message from the bus master, and then block reception again, waiting for the next message. See the USART for a more detailed example.

Note: The programmable start frame functionality can be used for automatic address matching, enabling reception on a correctly configured incoming frame.

An address frame with a parity error or a framing error is not detected as an address frame. The Start, Signal, and address frames should not be set to match the same frame since each of these uses separate synchronization to the peripherial clock domain.

19.3.6 Loopback

The LEUART receiver samples LEUn_RX by default, and the transmitter drives LEUn_TX by default. This is not the only configuration however. When LOOPBK in LEUARTn_CTRL is set, the receiver is connected to the LEUn_TX pin as shown in Figure 19.9 LEUART Local Loopback on page 625. This is useful for debugging, as the LEUART can receive the data it transmits, but it is also used to allow the LEUART to read and write to the same pin, which is required for some half duplex communication modes. In this mode, the LEUn_TX pin must be enabled as an output in the GPIO.




Figure 19.9. LEUART Local Loopback

19.3.7 Half Duplex Communication

When doing full duplex communication, two data links are provided, making it possible for data to be sent and received at the same time. In half duplex mode, data is only sent in one direction at a time. There are several possible half duplex setups, as described in the following sections.

19.3.7.1 Single Data-link

In this setup, the LEUART both receives and transmits data on the same pin. This is enabled by setting LOOPBK in LEUARTn_CTRL, which connects the receiver to the transmitter output. Because they are both connected to the same line, it is important that the LEUART transmitter does not drive the line when receiving data, as this would corrupt the data on the line.

When communicating over a single data-link, the transmitter must thus be tristated whenever not transmitting data. If AUTOTRI in LEUARTn_CTRL is set, the LEUART automatically tristates LEUn_TX whenever the transmitter is inactive. It is then the responsibility of the software protocol to make sure the transmitter is not transmitting data whenever incoming data is expected.

The transmitter can also be tristated from software by configuring the GPIO pin as an input and disabling the LEUART output on LEUn_TX.

Note: Another way to tristate the transmitter is to enable wired-and or wired-or mode in GPIO. For wired-and mode, outputting a 1 will be the same as tristating the output, and for wired-or mode, outputting a 0 will be the same as tristating the output. This can only be done on buses with a pull-up or pull-down resistor respectively.

19.3.7.2 Single Data-link With External Driver

Some communication schemes, such as RS-485 rely on an external driver. Here, the driver has an extra input which enables it, and instead of Tristating the transmitter when receiving data, the external driver must be disabled. The USART has hardware support for automatically turning the driver on and off. When using the LEUART in such a setup, the driver must be controlled by a GPIO. Figure 19.10 LEUART Half Duplex Communication with External Driver on page 626 shows an example configuration using an external driver.




Figure 19.10. LEUART Half Duplex Communication with External Driver

19.3.7.3 Two Data-links

Some limited devices only support half duplex communication even though two data links are available. In this case software is responsible for making sure data is not transmitted when incoming data is expected.

19.3.8 Transmission Delay

By configuring TXDELAY in LEUARTn_CTRL, the transmitter can be forced to wait a number of bit-periods from when it is ready to transmit data, to when it actually transmits the data. This delay is only applied to the first frame transmitted after the transmitter has been idle. When transmitting frames back-to-back the delay is not introduced between the transmitted frames.

This is useful on half duplex buses, because the receiver always returns received frames to software during the first stop-bit. The bus may still be driven for up to 3 bit periods, depending on the current frame format. Using the transmission delay, a transmission can be started when a frame is received, and it is possible to make sure that the transmitter does not begin driving the output before the frame on the bus is completely transmitted.

To route the UART TX and RX signals to a pin first select the desired pins using the RXLOC and TXLOC fields in the LEUARTn_ROUTELOC0 register. Then enable the connection using TXPEN and RXPEN in the LEUARTn_ROUTPEN register. See the device data sheet for mappings between UART locations (LOC0, LOC1, etc.) and device pins (PA0, PA1, etc.).

19.3.9 PRS RX Input

In addition to receiving data on an external pin the LEUART can be configured to receive data directly from a PRS channel by setting RX_PRS in LEUARTn_INPUT. The PRS channel used can be selected using RX_PRS_SEL in LEUARTn_INPUT. See the PRS chapter for more details on the PRS block.

For example the output of a comparator could be routed to the LEUART through the PRS to allow for receiving a signal with low peak-to-peak voltage or a significant DC offset.

19.3.10 DMA Support

The LEUART has full DMA support in energy modes EM0 Active – EM2 Deep Sleep. The DMA controller can write to the transmit buffer using the registers LEUARTn_TXDATA and LEUARTn_TXDATAX, and it can read from receive buffer using the registers LEUARTn_RXDATA and LEUARTn_RXDATAX. This enables single byte transfers and 9 bit data + control/status bits transfers both to and from the LEUART. The DMA will start up the HFRCO and run from this when it is waken by the LEUART in EM2. The HFRCO is disabled once the transaction is done.

A request for the DMA controller to read from the receive buffer can come from one of the following sources:

· Receive buffer full

A write request can come from one of the following sources:

- Transmit buffer and shift register empty. No data to send.
- · Transmit buffer empty

In some cases, it may be sensible to temporarily stop DMA access to the LEUART when a parity or framing error has occurred. This is enabled by setting ERRSDMA in LEUARTn_CTRL. When this bit is set, the DMA controller will not get requests from the receive buffer if a framing error or parity error is detected in the received byte. The ERRSDMA bit applies only to the RX DMA.

When operating in EM2 Deep Sleep, the DMA controller must be powered up in order to perform the transfer. This is automatically performed for read operations if RXDMAWU in LEUARTn_CTRL is set and for write operations if TXDMAWU in LEUARTn_CTRL is set. To make sure the DMA controller still transfers bits to and from the LEUART in low energy modes, these bits must thus be configured accordingly.

Note: When RXDMAWU or TXDMAWU is set, the system will not be able to go to EM2 Deep Sleep/EM3 Stop before all related LEUART DMA requests have been processed. This means that if RXDMAWU is set and the LEUART receives a frame, the system will not be able to go to EM2 Deep Sleep/EM3 Stop before the frame has been read from the LEUART. In order for the system to go to EM2 during the last byte transmission, LEUART_CTRL_TXDMAWU must be cleared in the DMA interrupt service routine. This is because TXBL will be high during that last byte transfer.

19.3.11 Pulse Generator/ Pulse Extender

The LEUART has an optional pulse generator for the transmitter output, and a pulse extender on the receiver input. These are enabled by setting PULSEEN in LEUARTn_PULSECTRL, and with INV in LEUARTn_CTRL set, they will change the output/input format of the LEUART from NRZ to RZI as shown in Figure 19.11 LEUART - NRZ vs. RZI on page 627.




Figure 19.11. LEUART - NRZ vs. RZI

If PULSEEN in LEUARTn_PULSECTRL is set while INV in LEUARTn_CTRL is cleared, the output waveform will look like RZI shown in Figure 19.11 LEUART - NRZ vs. RZI on page 627, only inverted.

The width of the pulses from the pulse generator can be configured using PULSEW in LEUARTn_PULSECTRL. The generated pulse width is PULSEW + 1 cycles of the 32.768 kHz clock, which makes pulse width from 31.25µs to 500µs possible.

Since the incoming signal is only sampled on positive clock edges, the width of the incoming pulses must be at least two 32.768 kHz clock periods wide for reliable detection by the LEUART receiver. They must also be shorter than half a UART bit period.

At 2400 baud or lower, the pulse generator is able to generate RZI pulses compatible with the IrDA physical layer specification. The external IrDA device must generate pulses of sufficient length for successful two-way communication.

PULSEFILT in the LEUARTn_PULSECTRL register can be used to extend the minimum receive pulse width from 2 clock periods to 3 clock periods.

19.3.11.1 Interrupts

The interrupts generated by the LEUART are combined into one interrupt vector. If LEUART interrupts are enabled, an interrupt will be made if one or more of the interrupt flags in LEUARTn_IF and their corresponding bits in LEUART_IEN are set.

19.3.12 Register Access

Since this module is a Low Energy Peripheral, and runs off a clock which is asynchronous to the HFCORECLK, special considerations must be taken when accessing registers. Refer to 4.3 Access to Low Energy Peripherals (Asynchronous Registers) for a description on how to perform register accesses to Low Energy Peripherals.

The registers LEUARTn_FREEZE and LEUARTn_SYNCBUSY are used for synchronization of this peripheral.

19.4 Register Map

The offset register address is relative to the registers base address.

Offset	Name	Туре	Description
0x000	LEUARTn_CTRL	RW	Control Register
0x004	LEUARTn_CMD	W1	Command Register
0x008	LEUARTn_STATUS	R	Status Register
0x00C	LEUARTn_CLKDIV	RW	Clock Control Register
0x010	LEUARTn_STARTFRAME	RW	Start Frame Register
0x014	LEUARTn_SIGFRAME	RW	Signal Frame Register
0x018	LEUARTn_RXDATAX	R(a)	Receive Buffer Data Extended Register
0x01C	LEUARTn_RXDATA	R(a)	Receive Buffer Data Register
0x020	LEUARTn_RXDATAXP	R	Receive Buffer Data Extended Peek Register
0x024	LEUARTn_TXDATAX	W	Transmit Buffer Data Extended Register
0x028	LEUARTn_TXDATA	W	Transmit Buffer Data Register
0x02C	LEUARTn_IF	R	Interrupt Flag Register
0x030	LEUARTn_IFS	W1	Interrupt Flag Set Register
0x034	LEUARTn_IFC	(R)W1	Interrupt Flag Clear Register
0x038	LEUARTn_IEN	RW	Interrupt Enable Register
0x03C	LEUARTn_PULSECTRL	RW	Pulse Control Register
0x040	LEUARTn_FREEZE	RW	Freeze Register
0x044	LEUARTn_SYNCBUSY	R	Synchronization Busy Register
0x054	LEUARTn_ROUTEPEN	RW	I/O Routing Pin Enable Register
0x058	LEUARTn_ROUTELOC0	RW	I/O Routing Location Register
0x064	LEUARTn_INPUT	RW	LEUART Input Register

19.5 Register Description

Offset

19.5.1 LEUARTn_CTRL - Control Register (Async Reg)

For more information about asynchronous registers see 4.3 Access to Low Energy Peripherals (Asynchronous Registers).

Bit Position

Oliset		_	_	_		1					_		_	_	_				_							I			4
0x000	8 3	59	28	27	26	25	24	23	22	21	20	19	18	17	16	15 2	- 5	2 2	7	19	6	∞	7	9	2	4	<u>ო</u> ი	1 -	-
Reset																0×0	c	0	0	0	0	0	0	0	0	0	0×0	0	>
Access																RW	2/4	<u>%</u>	S.	₩ N	Ŋ.	\ N	S N	\ N	\ N	X W	W.	Se	^
Name																TXDELAY		RXDMAWU	BIT8DV	MPAB	MPM	SFUBRX	LOOPBK	ERRSDMA	N	STOPBITS	PARITY	DATABITS) ייי
Bit	Name					Re	set			Ac	ces	s	Des	crip	tion														
31:16	Reser	ved				To tion		ure	com	pati	bility	/ wi	th fu	ture	dev	rices, a	alwa	ys w	rite b	its t	o 0.	Мог	re in	forn	natic	n in	1.2 C	onve	эn
15:14	TXDE	LAY				0x0)			RV	V		TX [Dela	y Tr	ansm	issi	on											
	Config	jurat	ole d	elay	bef	ore	new	/ tra	nsfe	rs. F	-ran	nes	sent	bac	ck-tc	-back	are	not o	lelay	ed.									
	Value					Мо	de						Des	cript	ion														
	0					NC	NE						Frar	nes	are	transr	nitte	d imi	nedi	ately	/								
	1					SIN	NGL	E					Trar	smi	ssio	n of n	ew f	rame	s are	e de	laye	d by	a s	ingle	e bit	per	iod		
	2					DC	UBI	LE					Trar	smi	ssio	n of n	ew f	rame	s are	e de	laye	d by	two	bit	peri	ods			
	3					TR	IPLI	Ε					Trar	smi	ssio	n of n	ew f	rame	s are	e de	laye	d by	thre	ee b	it pe	erioc	ls		_
13	TXDM	AWI	J			0				RV	V		TX [OMA	Wa	keup													
	Set to	wak	e the	e DN	ИA с	cont	rolle	r up	wh	en ir	n EN	12 a	nd s	spac	e is	availa	ble	in the	trar	nsmi	t bu	ffer.							
	Value												Des	cript	ion														_
	0															2, the					ill no	ot ge	et re	que	sts a	abou	ıt spad	e be	∋-
	1												DM/ trans				n El	M2 fo	r the	req	uest	t abo	out s	spac	e a\	/aila	ble in	the	
12	RXDM	1AW	U			0				RV	V		RX I	DMA	\ Wa	akeup													
	Set to	wak	e the	e DN	ИA с	cont	rolle	r up	wh	en ir	n EN	12 a	ind o	data	is a	vailab	e in	the	ecei	ve b	uffe	r.							
	Value												Des	cript	ion														
	0															2, the				er w	ill no	ot ge	et re	que	sts a	abou	ut data	beir	ng
	1												DMA	A is a	avai	lable i	n El	И2 fo	r the	req	uest	abo	out o	data	in th	ne re	eceive	buff	fei
11	BIT8D	\/				0				RV	V		Rit 9	R Do	faul	t Valu	_												_

default value is overridden by the written value.

Bit	Name	Reset	Access	Description
10	MPAB	0	RW	Multi-Processor Address-Bit
		ie of the multi-proc multi-processor add		bit. An incoming frame with its 9th bit equal to the value of this bit marks
)	MPM	0	RW	Multi-Processor Mode
	Set to enable m	ulti-processor mod	le.	
	Value			Description
	0			The 9th bit of incoming frames have no special function
	1			An incoming frame with the 9th bit equal to MPAB will be loaded into the receive buffer regardless of RXBLOCK and will result in the MPAB interrupt flag being set
3	SFUBRX	0	RW	Start-Frame UnBlock RX
	Clears RXBLOC	CK when the start-f	rame is found	in the incoming data. The start-frame is loaded into the receive buffer.
	Value			Description
	0			Detected start-frames have no effect on RXBLOCK
	1			When a start-frame is detected, RXBLOCK is cleared and the start-frame is loaded into the receive buffer
7	LOOPBK	0	RW	Loopback Enable
	Set to connect r	eceiver to LEUn_T	X instead of L	EUn_RX.
	Set to connect r	eceiver to LEUn_T	X instead of L	EUn_RX. Description
		eceiver to LEUn_T	X instead of L	_
	Value	eceiver to LEUn_T	X instead of L	Description
3	Value 0	eceiver to LEUn_T	TX instead of L	Description The receiver is connected to and receives data from LEUn_RX
6	Value 0 1 ERRSDMA	0	RW	Description The receiver is connected to and receives data from LEUn_RX The receiver is connected to and receives data from LEUn_TX
3	Value 0 1 ERRSDMA	0	RW	Description The receiver is connected to and receives data from LEUn_RX The receiver is connected to and receives data from LEUn_TX Clear RX DMA on Error
5	Value 0 1 ERRSDMA When set, RX D	0	RW	Description The receiver is connected to and receives data from LEUn_RX The receiver is connected to and receives data from LEUn_TX Clear RX DMA on Error framing and parity errors.
5	Value 0 1 ERRSDMA When set, RX D Value	0	RW	Description The receiver is connected to and receives data from LEUn_RX The receiver is connected to and receives data from LEUn_TX Clear RX DMA on Error framing and parity errors. Description Framing and parity errors have no effect on DMA requests from the
	Value 0 1 ERRSDMA When set, RX D Value 0	0	RW	Description The receiver is connected to and receives data from LEUn_RX The receiver is connected to and receives data from LEUn_TX Clear RX DMA on Error framing and parity errors. Description Framing and parity errors have no effect on DMA requests from the LEUART RX DMA requests from the LEUART are disabled if a framing error or
	Value 0 1 ERRSDMA When set, RX D Value 0 1	0 0MA requests will b	RW ne cleared on f	Description The receiver is connected to and receives data from LEUn_RX The receiver is connected to and receives data from LEUn_TX Clear RX DMA on Error framing and parity errors. Description Framing and parity errors have no effect on DMA requests from the LEUART RX DMA requests from the LEUART are disabled if a framing error or parity error occurs. Invert Input and Output
	Value 0 1 ERRSDMA When set, RX D Value 0 1	0 0MA requests will b	RW ne cleared on f	Description The receiver is connected to and receives data from LEUn_RX The receiver is connected to and receives data from LEUn_TX Clear RX DMA on Error framing and parity errors. Description Framing and parity errors have no effect on DMA requests from the LEUART RX DMA requests from the LEUART are disabled if a framing error or parity error occurs. Invert Input and Output
	Value 0 1 ERRSDMA When set, RX D Value 0 1 INV Set to invert the	0 0MA requests will b	RW ne cleared on f	Description The receiver is connected to and receives data from LEUn_RX The receiver is connected to and receives data from LEUn_TX Clear RX DMA on Error framing and parity errors. Description Framing and parity errors have no effect on DMA requests from the LEUART RX DMA requests from the LEUART are disabled if a framing error or parity error occurs. Invert Input and Output n LEUn_RX.
	Value 0 1 ERRSDMA When set, RX D Value 0 1 INV Set to invert the Value	0 0MA requests will b	RW ne cleared on f	Description The receiver is connected to and receives data from LEUn_RX The receiver is connected to and receives data from LEUn_TX Clear RX DMA on Error framing and parity errors. Description Framing and parity errors have no effect on DMA requests from the LEUART RX DMA requests from the LEUART are disabled if a framing error or parity error occurs. Invert Input and Output n LEUn_RX. Description
5	Value 0 1 ERRSDMA When set, RX D Value 0 1 INV Set to invert the Value 0	0 0MA requests will b	RW ne cleared on f	Description The receiver is connected to and receives data from LEUn_RX The receiver is connected to and receives data from LEUn_TX Clear RX DMA on Error framing and parity errors. Description Framing and parity errors have no effect on DMA requests from the LEUART RX DMA requests from the LEUART are disabled if a framing error or parity error occurs. Invert Input and Output n LEUn_RX. Description A high value on the input/output is 1, and a low value is 0.
5	Value 0 1 ERRSDMA When set, RX D Value 0 1 INV Set to invert the Value 0 1 STOPBITS	0 0MA requests will b	RW De cleared on f	Description The receiver is connected to and receives data from LEUn_RX The receiver is connected to and receives data from LEUn_TX Clear RX DMA on Error framing and parity errors. Description Framing and parity errors have no effect on DMA requests from the LEUART RX DMA requests from the LEUART are disabled if a framing error or parity error occurs. Invert Input and Output n LEUn_RX. Description A high value on the input/output is 1, and a low value is 0. A low value on the input/output is 1, and a high value is 0.

Bit	Name	Reset	Access	Description
	0	ONE		One stop-bit is transmitted with every frame
	1	TWO		Two stop-bits are transmitted with every frame
3:2	PARITY	0x0	RW	Parity-Bit Mode
	Determines where	ther parity bits are	enabled, and	I whether even or odd parity should be used.
	Value	Mode		Description
	0	NONE		Parity bits are not used
	2	EVEN		Even parity are used. Parity bits are automatically generated and checked by hardware.
	3	ODD		Odd parity is used. Parity bits are automatically generated and checked by hardware.
1	DATABITS	0	RW	Data-Bit Mode
	This register sets	s the number of da	ta bits.	
	Value	Mode		Description
	0	EIGHT		Each frame contains 8 data bits
	1	NINE		Each frame contains 9 data bits
0	AUTOTRI	0	RW	Automatic Transmitter Tristate
	When set, LEUn	_TX is tristated wh	enever the tr	ansmitter is inactive.
	Value			Description
	0			LEUn_TX is held high when the transmitter is inactive. INV inverts the inactive state.
	1			LEUn_TX is tristated when the transmitter is inactive

19.5.2 LEUARTn_CMD - Command Register (Async Reg)

For more information about asynchronous registers see 4.3 Access to Low Energy Peripherals (Asynchronous Registers).

Offset															Bi	t Po	siti	on														
0x004	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	∞	7	9	2	4	က	2	_	0
Reset			•					•			•		•	•			•			•				•	0	0	0	0	0	0	0	0
Access																									×	×	N N	W W	N N	M1	W	W M
Name																									CLEARRX	CLEARTX	RXBLOCKDIS	RXBLOCKEN	TXDIS	TXEN	RXDIS	RXEN

Bit	Name	Reset	Access	Description
31:8	Reserved	To ensure contions	npatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
7	CLEARRX	0	W1	Clear RX
	Set to clear receive	buffer and the R	shift regis	ter.
6	CLEARTX	0	W1	Clear TX
	Set to clear transmi	t buffer and the T	X shift regis	ster.
5	RXBLOCKDIS	0	W1	Receiver Block Disable
	Set to clear RXBLO	CK, resulting in a	II incoming	frames being loaded into the receive buffer.
4	RXBLOCKEN	0	W1	Receiver Block Enable
	Set to set RXBLOC	K, resulting in all	incoming fr	ames being discarded.
3	TXDIS	0	W1	Transmitter Disable
	Set to disable trans	mission.		
2	TXEN	0	W1	Transmitter Enable
	Set to enable data t	ransmission.		
1	RXDIS	0	W1	Receiver Disable
	Set to disable data	eception. If a fran	ne is unde	reception when the receiver is disabled, the incoming frame is discarded.
0	RXEN	0	W1	Receiver Enable
	Set to activate data	reception on LEU	Jn_RX.	

19.5.3 LEUARTn_STATUS - Status Register

Offset															Ві	t Po	siti	on														
0x008	31	30	29	28	27	26	25	24	23	22	21	20	19	8	17	16	15	4	13	12	7	10	6	8	7	9	2	4	က	7	_	0
Reset																										_	0	~	0	0	0	0
Access																										22	22	œ	22	22	22	<u>~</u>
Name																										TXIDLE	RXDATAV	TXBL	TXC	RXBLOCK	TXENS	RXENS

Bit	Name	Reset	Access	Description
31:7	Reserved	To ensure o	compatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
6	TXIDLE	1	R	TX Idle
	Set when TX is id	dle		
5	RXDATAV	0	R	RX Data Valid
	Set when data is	available in the re	ceive buffer.	Cleared when the receive buffer is empty.
4	TXBL	1	R	TX Buffer Level
	Indicates the leve	el of the transmit b	uffer. Set wh	en the transmit buffer is empty, and cleared when it is full.
3	TXC	0	R	TX Complete
	Set when a trans sion starts.	mission has comp	leted and no	more data is available in the transmit buffer. Cleared when a new transmis-
2	RXBLOCK	0	R	Block Incoming Data
		ceiver discards inc the frame has bee		s. An incoming frame will not be loaded into the receive buffer if this bit is v received.
1	TXENS	0	R	Transmitter Enable Status
	Set when the train	nsmitter is enabled	i .	
0	RXENS	0	R	Receiver Enable Status
	Set when the rec dress bit detection		he receiver i	must be enabled for start frames, signal frames, and multi-processor ad-

19.5.4 LEUARTn_CLKDIV - Clock Control Register (Async Reg)

For more information about asynchronous registers see 4.3 Access to Low Energy Peripherals (Asynchronous Registers).

Offset															Bi	t Po	sitio	on														
0x00C	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	5	4	က	2	_	0
Reset			•	•	•			•	•			•		•	•			•	·		•	OVOOVO				•					•	
Access																						8										
Name																						2	1									

Bit	Name	Reset	Access	Description
31:17	Reserved	To ensure contions	mpatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
16:3	DIV	0x0000	RW	Fractional Clock Divider
		6:8] + [7:3]/32).	To make th	ART. Bits [7:3] are the fractional part and bits [16:8] are the integer part. ne math easier the total divider can also be calculated as '([16:8] + [7:0]/
2:0	Reserved	To ensure contions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-

19.5.5 LEUARTn_STARTFRAME - Start Frame Register (Async Reg)

For more information about asynchronous registers see 4.3 Access to Low Energy Peripherals (Asynchronous Registers).

Offset															Bi	t Po	siti	on														
0x010	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	∞	7	9	5	4	က	2	_	0
Reset																												000x0				
Access																												RW				
Name																												STARTFRAME				

Bit	Name	Reset	Access	Description
31:9	Reserved	To ensure o	compatibility (with future devices, always write bits to 0. More information in 1.2 Conven-
8:0	STARTFRAME	0x000	RW	Start Frame
		•		cted by the receiver, STARTF interrupt flag is set, and if SFUBRX is set,

19.5.6 LEUARTn_SIGFRAME - Signal Frame Register (Async Reg)

For more information about asynchronous registers see 4.3 Access to Low Energy Peripherals (Asynchronous Registers).

Offset															Bi	t Pc	siti	on														
0x014	31	39	29	28	27	26	25	24	23	22	21	20	19	8	17	16	15	4	13	12	7	10	6	∞	7	9	5	4	က	2	_	0
Reset					•			,				•						•			•	•	,					000x0				
Access																												R				
Name																												SIGFRAME				

Bit	Name	Reset	Access	Description
31:9	Reserved	To ensure contions	npatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
8:0	SIGFRAME	0x000	RW	Signal Frame
	When a frame match	ing SIGFRAME	is detected	by the receiver, SIGF interrupt flag is set.

19.5.7 LEUARTn_RXDATAX - Receive Buffer Data Extended Register (Actionable Reads)

Offset															Bi	t Po	siti	on														
0x018	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	5	4	က	2	_	0
Reset			•		•		•		•		•		•		•		0	0		'		•			•		•	000x0	•	•		
Access																	2	œ										œ				
Name																	FERR	PERR										RXDATA				

Bit	Name	Reset	Access	Description
31:16	Reserved	To ensure contions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
15	FERR	0	R	Receive Data Framing Error
	Set if data in buffer ha	as a framing erro	or. Can be	the result of a break condition.
14	PERR	0	R	Receive Data Parity Error
	Set if data in buffer ha	as a parity error.		
13:9	Reserved	To ensure contions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
8:0	RXDATA	0x000	R	RX Data
	Use this register to ac	cess data read	from the L	EUART. Buffer is cleared on read access.

19.5.8 LEUARTn_RXDATA - Receive Buffer Data Register (Actionable Reads)

Offset															Bi	t Po	siti	on														
0x01C	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	တ	ω	7	9	2	4	က	2	_	0
Reset							•	•		•		•						•	'		1		ı	•			•	2	200			
Access																												۵	۷			
Name																												ATACA	עולטאי			

Bit	Name	Reset	Access	Description
31:8	Reserved	To ensure contions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
7:0	RXDATA	0x00	R	RX Data
	Use this register to acthis register.	ccess data read	from LEUA	ART. Buffer is cleared on read access. Only the 8 LSB can be read using

19.5.9 LEUARTn_RXDATAXP - Receive Buffer Data Extended Peek Register

Offset	Bit Po	sition
0x020	1 1 <th>10 10 11 12 13 14 15 15 16 17 17 18 10 </th>	10 10 11 12 13 14 15 15 16 17 17 18 10
Reset		000x0
Access		α α α
Name		PERRP RXDATAP

Bit	Name	Reset	Access	Description
31:16	Reserved	To ensure contions	npatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
15	FERRP	0	R	Receive Data Framing Error Peek
	Set if data in buffer ha	as a framing erro	or. Can be	the result of a break condition.
14	PERRP	0	R	Receive Data Parity Error Peek
	Set if data in buffer ha	as a parity error.		
13:9	Reserved	To ensure contions	npatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
8:0	RXDATAP	0x000	R	RX Data Peek
	Use this register to ac	cess data read	from the L	EUART.

19.5.10 LEUARTn_TXDATAX - Transmit Buffer Data Extended Register (Async Reg)

For more information about asynchronous registers see 4.3 Access to Low Energy Peripherals (Asynchronous Registers).

Offset				Bit Po	ositi	on							
0x024	30 29 28 27	25 25 25 23 23 23	7 2 5	9 7 7 9	15	4	13	12 12	9 9	8			
Reset					0	0	0			00000			
Access					≥	≥	>			3			
Name					RXENAT	TXDISAT	TXBREAK			TXDATA			
Bit	Name	Reset	Access	Description	1								
31:16	Reserved	To ensure co	mpatibility v	with future de	/ices	s, alı	vay	s write l	oits to 0.	More information in 1.2 Conven-			
15	RXENAT	0	W	Enable RX	Afte	r Tr	ans	missio	n				
	Set to enable recep	tion after transmi	ssion.										
	Value			Description									
	0			The receive	r is ı	not e	enat	oled afte	er the fra	me has been transmitted			
	1		The receiver is enabled (setting RXENS) after the frame has been transmitted										
14	TXDISAT	0	W	Disable TX	Afte	er Tı	rans	missio	n				
	Set to disable trans	mitter directly afte	er transmiss	sion has comp	etec	d.							
	Value			Description									
	0			The transmi	itter	is no	ot di	sabled	after the	frame has been transmitted			
	1			The transmitransmitted	itter	is di	sabl	led (clea	aring TX	ENS) after the frame has been			
13	TXBREAK	0	W	Transmit D	ata	as E	Brea	k					
	Set to send data as value of TXDATA.	a break. Recipie	nt will see a	a framing erro	rora	a bre	eak	conditio	n deper	nding on its configuration and the			
	Value			Description									
	0			The specifie	ed nu	umb	er o	f stop-b	its are tr	ansmitted			
	1				bit is	s ge	nera	ated after		ansmitted to generate a break. A reak to allow the receiver to de-			
12:9	Reserved	To ensure co	mpatibility v	with future de	/ices	s, alı	vay	s write l	oits to 0.	More information in 1.2 Conven-			
8:0	TXDATA	0x000	W	TX Data									
	Use this register to	write data to the	LEUART. If	the transmitte	er is	enal	bled	, a tran	sfer will	be initiated at the first opportunity.			

19.5.11 LEUARTn_TXDATA - Transmit Buffer Data Register (Async Reg)

For more information about asynchronous registers see 4.3 Access to Low Energy Peripherals (Asynchronous Registers).

Offset	Bit Position	
0x028	31 30 30 28 28 28 27 27 27 27 28 29 19 11 11 11 11 11 11 11 11 11 11 11 11	L 0 0 4 0 1 0
Reset		00×0
Access		>
Name		TXDATA

Bit	Name	Reset	Access	Description
31:8	Reserved	To ensure cor tions	npatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
7:0	TXDATA	0x00	W	TX Data
	This frame will be add cleared.	ded to the transr	mit buffer. (Only 8 LSB can be written using this register. 9th bit and control bits will be

19.5.12 LEUARTn_IF - Interrupt Flag Register

Offset															Bi	t Pc	siti	on														
0x02C	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	œ	7	9	2	4	က	2	_	0
Reset		•											•		•		•		<u> </u>			0	0	0	0	0	0	0	0	0	_	0
Access																						22	<u>~</u>	œ	22	22	<u>~</u>	œ	22	Я	22	~
Name																						SIGF	STARTF	MPAF	FERR	PERR	TXOF	RXUF	RXOF	RXDATAV	TXBL	TXC

Bit	Name	Reset	Access	Description
31:11	Reserved	To ensure c tions	ompatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
10	SIGF	0	R	Signal Frame Interrupt Flag
	Set when a signa different synchro		I. MPA, STAI	RT, and SIGNAL should not be set to match the same frame since they use
9	STARTF	0	R	Start Frame Interrupt Flag
	Set when a start different synchro		MPA, STAR	T, and SIGNAL should not be set to match the same frame since they use
8	MPAF	0	R	Multi-Processor Address Frame Interrupt Flag
		-processor address use different syncl		tected. MPA, START, and SIGNAL should not be set to match the same
7	FERR	0	R	Framing Error Interrupt Flag
	Set when a frame	e with a framing er	ror is receive	d while RXBLOCK is cleared.
6	PERR	0	R	Parity Error Interrupt Flag
	Set when a frame	e with a parity erro	r is received	while RXBLOCK is cleared.
5	TXOF	0	R	TX Overflow Interrupt Flag
	Set when a write	is done to the tran	smit buffer w	hile it is full. The data already in the transmit buffer is preserved.
4	RXUF	0	R	RX Underflow Interrupt Flag
	Set when trying t	o read from the red	ceive buffer v	when it is empty.
3	RXOF	0	R	RX Overflow Interrupt Flag
	Set when data is new data.	incoming while the	e receive shif	ft register is full. The data previously in shift register is overwritten by the
2	RXDATAV	0	R	RX Data Valid Interrupt Flag
	Set when data be	ecomes available i	n the receive	buffer.
1	TXBL	1	R	TX Buffer Level Interrupt Flag
	Set when space	becomes available	in the transr	mit buffer for a new frame.
0	TXC	0	R	TX Complete Interrupt Flag
	Set after a transr	mission when both	the TX buffe	r and shift register are empty.

19.5.13 LEUARTn_IFS - Interrupt Flag Set Register

Offset															Ві	t Po	siti	on														
0x030	31	30	29	28	27	26	25	24	23	22	21	20	19	9	17	16	15	4	13	12	7	10	ဝ	8	7	9	5	4	က	2	_	0
Reset		•											•	•								0	0	0	0	0	0	0	0		•	0
Access																						W1	X	W M	W1	W W	W1	W1	W1			W
Name																						SIGF	STARTF	MPAF	FERR	PERR	TXOF	RXUF	RXOF			TXC

Bit	Name	Reset	Access	Description
31:11	Reserved	To ensure co	ompatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
10	SIGF	0	W1	Set SIGF Interrupt Flag
	Write 1 to set the S	SIGF interrupt flag	I	
9	STARTF	0	W1	Set STARTF Interrupt Flag
	Write 1 to set the S	STARTF interrupt	flag	
8	MPAF	0	W1	Set MPAF Interrupt Flag
	Write 1 to set the N	/IPAF interrupt fla	g	
7	FERR	0	W1	Set FERR Interrupt Flag
	Write 1 to set the F	ERR interrupt fla	g	
6	PERR	0	W1	Set PERR Interrupt Flag
	Write 1 to set the F	PERR interrupt fla	g	
5	TXOF	0	W1	Set TXOF Interrupt Flag
	Write 1 to set the 1	XOF interrupt fla	g	
4	RXUF	0	W1	Set RXUF Interrupt Flag
	Write 1 to set the F	RXUF interrupt fla	g	
3	RXOF	0	W1	Set RXOF Interrupt Flag
	Write 1 to set the F	RXOF interrupt fla	g	
2:1	Reserved	To ensure co	ompatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
0	TXC	0	W1	Set TXC Interrupt Flag
	Write 1 to set the 7	XC interrupt flag		

19.5.14 LEUARTn_IFC - Interrupt Flag Clear Register

Offset															Bi	t Po	siti	on														
0x034	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	∞	7	9	2	4	က	2	-	0
Reset						•	•										•			•	•	0	0	0	0	0	0	0	0		•	0
Access																						(R)W1	(R)W1	(R)W1	(R)W1	(R)W1	(R)W1	(R)W1	(R)W1			(R)W1
Name																						SIGF	STARTF	MPAF	FERR	PERR	TXOF	RXUF	RXOF			TXC
Bit	Na	me					Re	set			Ac	ces	s l	Des	crip	tion																

Bit	Name	Reset	Access	Description
31:11	Reserved	To ensure o	ompatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
10	SIGF	0	(R)W1	Clear SIGF Interrupt Flag
		the SIGF interrupt f		returns the value of the IF and clears the corresponding interrupt flags .
9	STARTF	0	(R)W1	Clear STARTF Interrupt Flag
		the STARTF interru		ling returns the value of the IF and clears the corresponding interrupt flags.
8	MPAF	0	(R)W1	Clear MPAF Interrupt Flag
		the MPAF interrupt ast be enabled glob		g returns the value of the IF and clears the corresponding interrupt flags .
7	FERR	0	(R)W1	Clear FERR Interrupt Flag
		the FERR interrupt est be enabled glob		g returns the value of the IF and clears the corresponding interrupt flags .
6	PERR	0	(R)W1	Clear PERR Interrupt Flag
		the PERR interrupt est be enabled glob		g returns the value of the IF and clears the corresponding interrupt flags .
5	TXOF	0	(R)W1	Clear TXOF Interrupt Flag
		the TXOF interrupt ast be enabled glob		g returns the value of the IF and clears the corresponding interrupt flags .
4	RXUF	0	(R)W1	Clear RXUF Interrupt Flag
		the RXUF interrupt ast be enabled glob		g returns the value of the IF and clears the corresponding interrupt flags .
3	RXOF	0	(R)W1	Clear RXOF Interrupt Flag
		the RXOF interrupt ast be enabled glob		g returns the value of the IF and clears the corresponding interrupt flags .
2:1	Reserved	To ensure o	ompatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
0	TXC	0	(R)W1	Clear TXC Interrupt Flag
		the TXC interrupt fla enabled globally in		returns the value of the IF and clears the corresponding interrupt flags (This

19.5.15 LEUARTn_IEN - Interrupt Enable Register

Offset	Bit Position										
0x038	33 34 37 38 39 30 30 30 31 32 33 34 35 36 37 38 39 30 40 <th>10</th> <th>6</th> <th>8 /</th> <th>9</th> <th>5</th> <th>4</th> <th>က</th> <th>2</th> <th>_</th> <th>0</th>	10	6	8 /	9	5	4	က	2	_	0
Reset		0	0	0 0	0	0	0	0	0	0	0
Access		Z.	W.	% § §	RW W	Z.	₩ M	₩ M	RW W	R M	A M
Name		SIGF	STARTF	MPAF	PERR	TXOF	RXUF	RXOF	RXDATAV	TXBL	TXC

Bit	Name	Reset	Access	Description
31:11	Reserved	To ensure co	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
10	SIGF	0	RW	SIGF Interrupt Enable
	Enable/disable th	e SIGF interrupt		
9	STARTF	0	RW	STARTF Interrupt Enable
	Enable/disable th	e STARTF interrup	t	
8	MPAF	0	RW	MPAF Interrupt Enable
	Enable/disable th	e MPAF interrupt		
7	FERR	0	RW	FERR Interrupt Enable
	Enable/disable th	e FERR interrupt		
6	PERR	0	RW	PERR Interrupt Enable
	Enable/disable th	e PERR interrupt		
5	TXOF	0	RW	TXOF Interrupt Enable
	Enable/disable th	e TXOF interrupt		
4	RXUF	0	RW	RXUF Interrupt Enable
	Enable/disable th	e RXUF interrupt		
3	RXOF	0	RW	RXOF Interrupt Enable
	Enable/disable th	e RXOF interrupt		
2	RXDATAV	0	RW	RXDATAV Interrupt Enable
	Enable/disable th	e RXDATAV interru	pt	
1	TXBL	0	RW	TXBL Interrupt Enable
	Enable/disable th	e TXBL interrupt		
0	TXC	0	RW	TXC Interrupt Enable
	Enable/disable th	e TXC interrupt		

19.5.16 LEUARTn_PULSECTRL - Pulse Control Register (Async Reg)

For more information about asynchronous registers see 4.3 Access to Low Energy Peripherals (Asynchronous Registers).

					,,	•		3	,									3)				(,						- /-			
Offset														В	it P	ositi	ion															
0x03C	31	29	28	27	26	25	24	23	22	21	20	19	2 8	17	16	15	4	7	2 5	7.	,	10	6	8	7	9	5	4	က	2	_	- 0
Reset			•												•		•		•	•						•	0	0			0X0	
Access																											S.	₩ W			≷	
Name																											PULSEFILT	PULSEEN			PULSEW	
Bit	Name)				Re	set			Ac	ces	s	Des	crip	otio	n																
31:6	Rese	rved				To tior		ure	com	pati	bility	y w	ith fu	ıture	de	vice	s, al	wa	ys I	write	e b	its t	o 0.	Мо	re ir	nforr	natio	on ir	1	2 Co	onve	en-
5	PULS	EFIL	т.			0				RV	V		Pul	se F	ilte	r																
	Enab	le a c	one-c	cycle	e pu	lse f	ilter	for	puls	e ex	kten	der	-																			
	Value	!											Des	crip	tion																	
	0												Filte		disa	able	d. Pı	uls	es i	nus	t b	e a	lea	st 2	сус	les l	ong	for	relia	able	de	-
	1												Filte		ena	blec	l. Pu	ulse	es r	nus	t be	e at	lea	st 3	cycl	les l	ong	for i	relia	able	de-	
4	PULS	SEEN				0				RV	V		Pul	se G	en	erat	or/E	xt	end	er E	Ξna	able)									
	Filter	LEU	ART	out	put t	throu	ugh	puls	e g	ener	ator	r ar	nd th	e LE	IJΑ	RT i	nput	t th	ırou	gh 1	the	pu	lse e	exte	nde	r.						
3:0	PULS	EW				0x0)			RV	V		Pul	se V	Vidt	:h																

Configure the pulse width of the pulse generator as a number of 32.768 kHz clock cycles.

19.5.17 LEUARTn_FREEZE - Freeze Register

Offset			Bit Position
0x040	330 29 28 27	22 23 24 25 25 25 25 25 25 25 25 25 25 25 25 25	7 7 7 8 8 7 9 8 7 9 8 7 9 8 7 9 9 8 7 9 9 8 7 9 9 9 9
Reset			0
Access			R _≪
Name			REGFREEZE
Bit	Name	Reset A	Access Description
31:1	Reserved	To ensure compa tions	atibility with future devices, always write bits to 0. More information in 1.2 Conven-
0	REGFREEZE	0 R	RW Register Update Freeze

When set, the update of the LEUART logic from registers is postponed until this bit is cleared. Use this bit to update several registers simultaneously.

Value	Mode	Description
0	UPDATE	Each write access to a LEUART register is updated into the Low Frequency domain as soon as possible.
1	FREEZE	The LEUART is not updated with the new written value.

19.5.18 LEUARTn_SYNCBUSY - Synchronization Busy Register

Offset															Bi	t Po	siti	on														
0x044	31	30	29	78	27	26	25	24	23	22	7	20	19	9	17	16	15	4	13	12	7	9	6	8	7	9	2	4	က	2	_	0
Reset			•		'						•		•	•	'				•						0	0	0	0	0	0	0	0
Access																									2	œ	22	œ	œ	œ	22	<u>~</u>
Name																									PULSECTRL	TXDATA	TXDATAX	SIGFRAME	STARTFRAME	CLKDIV	CMD	CTRL

Bit	Name	Reset	Access	Description
31:8	Reserved	To ensure co	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
7	PULSECTRL	0	R	PULSECTRL Register Busy
	Set when the value	written to PULSE	ECTRL is be	eing synchronized.
6	TXDATA	0	R	TXDATA Register Busy
	Set when the value	written to TXDAT	A is being	synchronized.
5	TXDATAX	0	R	TXDATAX Register Busy
	Set when the value	written to TXDAT	AX is being	g synchronized.
4	SIGFRAME	0	R	SIGFRAME Register Busy
	Set when the value	written to SIGFR	AME is bei	ng synchronized.
3	STARTFRAME	0	R	STARTFRAME Register Busy
	Set when the value	written to START	FRAME is	being synchronized.
2	CLKDIV	0	R	CLKDIV Register Busy
	Set when the value	written to CLKDI	V is being s	synchronized.
1	CMD	0	R	CMD Register Busy
	Set when the value	written to CMD is	s being syn	chronized.
0	CTRL	0	R	CTRL Register Busy
	Set when the value	written to CTRL	is being syr	nchronized.

19.5.19 LEUARTn_ROUTEPEN - I/O Routing Pin Enable Register

Offset															Bi	t Po	siti	on														
0x054	31	30	59	78	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	ဝ	∞	7	9	2	4	က	7	_	0
Reset							•					•															•		•		0	0
Access																															RW	₩.
Name																															TXPEN	RXPEN
Bit	Na	me					Re	set			Ac	ces	s I	Des	crip	tion																
31.2	Pa	sen	/od				To	anc	ura	com	nati	hilit	/ w/if	h fu	tura	dev	icas	. 2/1	1/21/	c w/r	ita h	ite t	ο O	Mar	ro in	forn	natic	n in	12	Col	nver	2_

Bit	Name	Reset	Access	Description
31:2	Reserved	To ensure contions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
1	TXPEN	0	RW	TX Pin Enable
	When set, the TX pin	of the LEUART	is enabled	
	Value			Description
	0			The LEUn_TX pin is disabled
	1			The LEUn_TX pin is enabled
0	RXPEN	0	RW	RX Pin Enable
	When set, the RX pin	of the LEUART	is enabled	
	Value	,		Description
	0			The LEUn_RX pin is disabled
	1			The LEUn_RX pin is enabled

19.5.20 LEUARTn_ROUTELOC0 - I/O Routing Location Register

Offset	Bit Position		
0x058	2 3 4 4 5 6 6 7 7 8 8 8 9 8 10 <	13 11 10 10 10 10 10 10 10 10 10 10 10 10	α α α α α α α
Reset		00×0	00×0
Access		W. W.	RW
Name		TXLOC	RXLOC

Bit	Name	Reset	Access	Description
31:14	Reserved	To ensure c	ompatibility	with future devices, always write bits to 0. More information in 1.2 Conven-
13:8	TXLOC	0x00	RW	I/O Location

Decides the location of the LEUART TX pin. See the device data sheet for the mapping between location and physical pins.

Value	Mode	Description
0	LOC0	Location 0
1	LOC1	Location 1
2	LOC2	Location 2
3	LOC3	Location 3
4	LOC4	Location 4
5	LOC5	Location 5
6	LOC6	Location 6
7	LOC7	Location 7
8	LOC8	Location 8
9	LOC9	Location 9
10	LOC10	Location 10
11	LOC11	Location 11
12	LOC12	Location 12
13	LOC13	Location 13
14	LOC14	Location 14
15	LOC15	Location 15
16	LOC16	Location 16
17	LOC17	Location 17
18	LOC18	Location 18
19	LOC19	Location 19
20	LOC20	Location 20
21	LOC21	Location 21
22	LOC22	Location 22
23	LOC23	Location 23

Bit	Name	Reset	Access	Description
	24	LOC24		Location 24
	25	LOC25		Location 25
	26	LOC26		Location 26
	27	LOC27		Location 27
	28	LOC28		Location 28
	29	LOC29		Location 29
	30	LOC30		Location 30
	31	LOC31		Location 31
7:6	Reserved	To ensure co	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
5:0	RXLOC	0x00	RW	I/O Location

Decides the location of the LEUART RX pin. See the device data sheet for the mapping between location and physical pins.

Value	Mode	Description
0	LOC0	Location 0
1	LOC1	Location 1
2	LOC2	Location 2
3	LOC3	Location 3
4	LOC4	Location 4
5	LOC5	Location 5
6	LOC6	Location 6
7	LOC7	Location 7
8	LOC8	Location 8
9	LOC9	Location 9
10	LOC10	Location 10
11	LOC11	Location 11
12	LOC12	Location 12
13	LOC13	Location 13
14	LOC14	Location 14
15	LOC15	Location 15
16	LOC16	Location 16
17	LOC17	Location 17
18	LOC18	Location 18
19	LOC19	Location 19
20	LOC20	Location 20
21	LOC21	Location 21
22	LOC22	Location 22
23	LOC23	Location 23

Bit	Name	Reset	Access	Description
	24	LOC24		Location 24
	25	LOC25		Location 25
	26	LOC26		Location 26
	27	LOC27		Location 27
	28	LOC28		Location 28
	29	LOC29		Location 29
	30	LOC30		Location 30
	31	LOC31		Location 31

19.5.21 LEUARTn_INPUT - LEUART Input Register

Offset														Е	it P	ositi	on														
0x064	33	29	28	27	26	25	24	23	22	21	20	6	5 6	1	16	15	4	13	12	7	10	6	8	7	9	2	4	က	2	_	С
Reset		'		'	•			'			<u>'</u>	•	'	'	'	1										0				OX OX	
Access																										≥				 }	
																										_					
Name																										RS			0	KXPKSSEL	
																										RXPRS			í	ž	
Bit	Name					Re	eset			A	cces	s	De	scri	otio	า											•				
31:6	Resen								cor								s, alı	way	s wr	ite Ł	its t	o 0.	Мо	re in	nforn	natio	on ir	າ 1.:	2 Co	nve	n-
						tio				•																					
5	RXPR	S				0				R۱	N		PR	S R	X En	able	•														
	When	set, t	the F	PRS	S ch	ann	el s	elec	ted	as i	nput	to	RX.																		
4	Reser	ved				To tio		ure	cor	npat	ibilit	yи	ith t	utur	e de	vices	s, al	way	s wr	ite b	its t	o 0.	Мо	re in	ıforn	natio	on ir	า 1.:	2 Co	nve	n-
3:0	RXPR	SSEI	L			0x	0			R۱	N		RX	PR	s Cr	nann	el S	ele	ct												
	Select	PRS	cha	anne	el as	s in	out t	o R	X.																						
	Value					Мс	ode						De	scrip	tion																
	0					PF	RSC	H0					PR	S C	nanr	nel 0	sele	ecte	d												_
	1					PF	RSC	H1					PR	S C	nanr	nel 1	sele	ecte	d												
	2					PF	RSC	H2					PR	S C	nanr	nel 2	sele	ecte	d												
	3					PF	RSC	НЗ					PR	S C	nanr	nel 3	sele	ecte	d												
	4					PF	RSC	H4					PR	S C	nanr	el 4	sele	ecte	d												
	5					PF	RSC	H5					PR	S C	nanr	el 5	sele	ecte	d												
	6					PF	RSC	H6					PR	S C	nanr	el 6	sele	ecte	d												
	7						RSC						PR	S C	nanr	nel 7	sele	ecte	d												
	8						RSC									el 8															
	9						RSC									el 9															
	10					PF	RSC	H10					PR	S C	nanr	nel 1	0 se	lect	ed												


PRS Channel 11 selected

11

PRSCH11

20. TIMER/WTIMER - Timer/Counter





Quick Facts

What?

The TIMER (Timer/Counter) keeps track of timing and counts events, generates output waveforms, and triggers timed actions in other peripherals.

Why?

Most applications have activities that need to be timed accurately with as little CPU intervention and energy consumption as possible.

How?

The flexible 16/32-bit timer can be configured to provide PWM waveforms with optional dead-time insertion (e.g. motor control) or work as a frequency generator. The timer can also count events and control other peripherals through the PRS, which offloads the CPU and reduces energy consumption.

20.1 Introduction

The general purpose timer has 3 or 4 compare/capture channels for input capture and compare/Pulse-Width Modulation (PWM) output.

The TIMER and WTIMER peripherals are identical except for the timer width. A TIMER is 16-bits wide and a WTIMER is 32-bits wide. Some timers also include a Dead-Time Insertion module suitable for motor control applications.

Refer to the device data sheet to determine the capabilities (capture/compare channel count and DTI) of each timer instance.

20.2 Features

- · 16/32-bit auto reload up/down counter
 - Dedicated 16/32-bit reload register which serves as counter maximum
- 3 or 4 Compare/Capture channels
 - · Individually configurable as either input capture or output compare/PWM
- · Multiple Counter modes
 - Count up
 - · Count down
 - · Count up/down
 - · Quadrature Decoder
 - · Direction and count from external pins
- · 2x Count Mode
- · Counter control from PRS or external pin
 - Start
 - Stop
 - · Reload and start
- · Inter-Timer connection
- Allows 32-bit counter mode
 - · Start/stop synchronization between several timers
- · Input Capture
 - · Period measurement
 - · Pulse width measurement
 - · Two capture registers for each capture channel
 - · Capture on either positive or negative edge
 - · Capture on both edges
 - · Optional digital noise filtering on capture inputs
- · Output Compare
 - · Compare output toggle/pulse on compare match
 - · Immediate update of compare registers
- PWM
 - Up-count PWM
 - · Up/down-count PWM
 - Predictable initial PWM output state (configured by SW)
 - Buffered compare register to ensure glitch-free update of compare values
- Clock sources
 - HFPERCLK_{TIMERn}
 - · 10-bit Prescaler
 - · External pin
 - · Peripheral Reflex System
- · Debug mode
 - · Configurable to either run or stop when processor is stopped (halt/breakpoint)
- Interrupts, PRS output and/or DMA request on:
 - · Underflow
 - · Overflow
 - · Compare/Capture event
- · Dead-Time Insertion Unit
 - · Complementary PWM outputs with programmable dead-time
 - · Dead-time is specified independently for rising and falling edge
 - · 10-bit prescaler
 - · 6-bit time value
 - · Outputs have configurable polarity
 - · Outputs can be set inactive individually by software.

- · Configurable action on fault
 - · Set outputs inactive
 - · Clear output
 - · Tristate output
- Individual fault sources
 - · One or two PRS signals
 - Debugger
 - · Support for automatic restart
 - · Core lockup
- · Configuration lock

20.3 Functional Description

An overview of the TIMER/WTIMER module is shown in Figure 20.1 TIMER/WTIMER Block Overview on page 653 and it consists of a 16/32 bit up/down counter with 3 Compare/Capture channels connected to pins TIMn CC0, TIMn CC1, and TIMn CC2.




Figure 20.1. TIMER/WTIMER Block Overview

WTIMERs (Wide TIMERs) are 32-bit variants of the TIMER/WTIMER module.

20.3.1 Counter Modes

The timer consists of a counter that can be configured to the following modes:

- 1. Up-count: Counter counts up until it reaches the value in TIMERn TOP, where it is reset to 0 before counting up again.
- 2. Down-count: The counter starts at the value in TIMERn_TOP and counts down. When it reaches 0, it is reloaded with the value in TIMERn_TOP.
- 3. Up/Down-count: The counter starts at 0 and counts up. When it reaches the value in TIMERn_TOP, it counts down until it reaches 0 and starts counting up again.
- 4. Quadrature Decoder: Two input channels where one determines the count direction, while the other pin triggers a clock event.

In addition, to the TIMER/WTIMER modes listed above, the TIMER/WTIMER also supports a 2x Count Mode. In this mode the counter increments/decrements by 2. The 2x Count Mode intended use is to generate 2x PWM frequency when the Compare/Capture channel is put in PWM mode. The 2x Count Mode can be enabled by setting the X2CNT bitfield in the TIMERn_CTRL register.

The counter value can be read or written by software at any time by accessing the CNT field in TIMERn CNT.

20.3.1.1 Events

Overflow is set when the counter value shifts from TIMERn_TOP to the next value when counting up. In up-count mode and Quadrature Decoder mode the next value is 0. In up/down-count mode, the next value is TIMERn_TOP-1.

Underflow is set when the counter value shifts from 0 to the next value when counting down. In down-count mode and Quadrature Decoder mode, the next value is TIMERn TOP. In up/down-count mode the next value is 1.

An update event occurs on overflow in up-count mode and on underflow in down-count or up/down count mode. Additionally, an update event also occurs on overflow and underflow in Quadrature Decoder Mode. This event is used to time updates of buffered values.

20.3.1.2 Operation

Figure 20.2 TIMER/WTIMER Hardware Timer/Counter Control on page 654 shows the hardware Timer/Counter control. Software can start or stop the counter by setting the START or STOP bits in TIMERn_CMD. The counter value (CNT in TIMERn_CNT) can always be written by software to any 16/32-bit value.

It is also possible to control the counter through either an external pin or PRS input. This is done through the input logic for the Compare/Capture Channel 0. The Timer/Counter allows individual actions (start, stop, reload) to be taken for rising and falling input edges. This is configured in the RISEA and FALLA fields in TIMERn_CTRL. The reload value is 0 in up-count and up/down-count mode and TOP in down-count mode.

The RUNNING bit in TIMERn_STATUS indicates if the timer is running or not. If the SYNC bit in TIMERn_CTRL is set, the timer is started/stopped/reloaded (external pin or PRS) when any of the other timers are started/stopped/reloaded.

The DIR bit in TIMERn_STATUS indicates the counting direction of the timer at any given time. The counter value can be read or written by software through the CNT field in TIMERn_CNT. In Up/Down-Count mode the count direction will be set to up if the CNT value is written by software.




Figure 20.2. TIMER/WTIMER Hardware Timer/Counter Control

20.3.1.3 Clock Source

The counter can be clocked from several sources, which are all synchronized with the peripheral clock (HFPERCLK). See Figure 20.3 TIMER/WTIMER Clock Selection on page 655.




Figure 20.3. TIMER/WTIMER Clock Selection

20.3.1.4 Peripheral Clock (HFPERCLK)

The peripheral clock (HFPERCLK) can be used as a source with a configurable prescale factor of 2^PRESC, where PRESC is an integer between 0 and 10, which is set in PRESC in TIMERn_CTRL. However, if 2x Count Mode is enabled and the Compare/Capture channels are put in PWM mode, the CC output is updated on both clock edges so prescaling the peripheral clock will produce an incorrect result. The prescaler is stopped and reset when the timer is stopped.

20.3.1.5 Compare/ Capture Channel 1 Input

The timer can also be clocked by positive and/or negative edges on the Compare/Capture channel 1 input. This input can either come from the TIMn_CC1 pin or one of the PRS channels. The input signal must not have a higher frequency than f_{HFPERCLK}/3 when running from a pin input or a PRS input with FILT enabled in TIMERn_CCx_CTRL. When running from PRS without FILT, the frequency can be as high as f_{HFPERCLK}. Note that when clocking the timer from the same pulse that triggers a start (through RISEA/FALLA in TIMERn_CTRL), the starting pulse will not update the Counter Value.

20.3.1.6 Underflow/Overflow From Neighboring Timer

All timers are linked together (see Figure 20.4 TIMER/WTIMER Connections on page 655), allowing timers to count on overflow/ underflow from the lower numbered neighbouring timers to form a 32-bit or 48-bit timer. Note that all timers must be set to same count direction and less significant timer(s) can only be set to count up or down.




Figure 20.4. TIMER/WTIMER Connections

20.3.1.7 One-Shot Mode

By default, the counter counts continuously until it is stopped. If the OSMEN bit is set in the TIMERn_CTRL register, however, the counter is disabled by hardware on the first *update event* (see 20.3.1.1 Events). Note that when the counter is running with CC1 as clock source (0b01 in CLKSEL in TIMERn_CTRL) and OSMEN is set, a CC1 capture event will not take place on the *update event* (CC1 rising edge) that stops the timer.

20.3.1.8 Top Value Buffer

The TIMERn_TOP register can be altered either by writing it directly or by writing to the TIMER_TOPB (buffer) register. When writing to the buffer register the TIMERn_TOPB register will be written to TIMERn_TOP on the next *update event*. Buffering ensures that the TOP value is not set below the actual count value. The TOPBV flag in TIMERn_STATUS indicates whether the TIMERn_TOPB register contains data that has not yet been written to the TIMERn_TOP register (see Figure 20.5 TIMER/WTIMER TOP Value Update Functionality on page 656).

Note: When writing to TIMERn_TOP register directly, the TIMERn_TOPB register value will be invalidated and the TOPBV flag will be cleared. This prevents TIMERn_TOP register from being immediately updated by an existing valid TIMERn_TOPB value during the next update event.




Figure 20.5. TIMER/WTIMER TOP Value Update Functionality

20.3.1.9 Quadrature Decoder

Quadrature Decoding mode is used to track motion and determine both rotation direction and position. The Quadrature Decoder uses two input channels that are 90 degrees out of phase (see Figure 20.6 TIMER/WTIMER Quadrature Encoded Inputs on page 657).




Figure 20.6. TIMER/WTIMER Quadrature Encoded Inputs

In the timer these inputs are tapped from the Compare/Capture channel 0 (Channel A) and 1 (Channel B) inputs before edge detection. The Timer/Counter then increments or decrements the counter, based on the phase relation between the two inputs. The Quadrature Decoder Mode supports two channels, but if a third channel (Z-terminal) is available, this can be connected to an external interrupt and trigger a counter reset from the interrupt service routine. By connecting a periodic signal from another timer as input capture on Compare/Capture Channel 2, it is also possible to calculate speed and acceleration.

Note: In Quadrature Decoder mode, overflow and underflow triggers an update event.




Figure 20.7. TIMER/WTIMER Quadrature Decoder Configuration

The Quadrature Decoder can be set in either X2 or X4 mode, which is configured in the QDM bit in TIMERn_CTRL. See Figure 20.7 TIMER/WTIMER Quadrature Decoder Configuration on page 657

20.3.1.10 X2 Decoding Mode

In X2 Decoding mode, the counter increments or decrements on every edge of Channel A, see Table 20.1 TIMER/WTIMER Counter Response in X2 Decoding Mode on page 658 and Figure 20.8 TIMER/WTIMER X2 Decoding Mode on page 658.

Table 20.1. TIMER/WTIMER Counter Response in X2 Decoding Mode

Channel B	Chan	nel A
Cildille	Rising	Falling
0	Increment	Decrement
1	Decrement	Increment




Figure 20.8. TIMER/WTIMER X2 Decoding Mode

20.3.1.11 X4 Decoding Mode

In X4 Decoding mode, the counter increments or decrements on every edge of Channel A and Channel B, see Figure 20.9 TIMER/WTIMER X4 Decoding Mode on page 658 and Table 20.2 TIMER/WTIMER Counter Response in X4 Decoding Mode on page 658.

Table 20.2. TIMER/WTIMER Counter Response in X4 Decoding Mode

Opposite Channel	Chan	nnel A	Chan	nnel B
	Rising	Falling	Rising	Falling
Channel A = 0			Decrement	Increment
Channel A = 1			Increment	Decrement
Channel B = 0	Increment	Decrement		
Channel B = 1	Decrement	Increment		




Figure 20.9. TIMER/WTIMER X4 Decoding Mode

20.3.1.12 TIMER/WTIMER Rotational Position

To calculate a position Figure 20.10 TIMER/WTIMER Rotational Position Equation on page 659 can be used.

$$pos^{\circ} = (CNT/X \times N) \times 360^{\circ}$$

Figure 20.10. TIMER/WTIMER Rotational Position Equation

where X = Encoding type and N = Number of pulses per revolution.

20.3.2 Compare/Capture Channels

The timer contains 3 Compare/Capture channels, which can be configured in the following modes:

- 1. Input Capture
- 2. Output Compare
- 3. PWM

20.3.2.1 Input Pin Logic

Each Compare/Capture channel can be configured as an input source for the Capture Unit or as external clock source for the timer (see Figure 20.11 TIMER/WTIMER Input Pin Logic on page 659). Compare/Capture channels 0 and 1 are the inputs for the Quadrature Decoder Mode. The input channel can be filtered before it is used, which requires the input to remain stable for 5 cycles in a row before the input is propagated to the output.




Figure 20.11. TIMER/WTIMER Input Pin Logic

20.3.2.2 Compare/Capture Registers

The Compare/Capture channel registers are prefixed with TIMERn_CCx_, where the x stands for the channel number. Since the Compare/Capture channels serve three functions (input capture, compare, PWM), the behavior of the Compare/Capture registers (TIMERn_CCx_CCV) and buffer registers (TIMERn_CCx_CCVB) change depending on the mode the channel is set in.

20.3.2.3 Input Capture

In Input Capture Mode, the counter value (TIMERn_CNT) can be captured in the Compare/Capture Register (TIMERn_CCx_CCV) (see Figure 20.12 TIMER/WTIMER Input Capture on page 660). The CCPOL bits in TIMERn_STATUS indicate the polarity of the edge that triggered the capture in TIMERn CCx CCV.




Figure 20.12. TIMER/WTIMER Input Capture

The Compare/Capture Buffer Register (TIMERn_CCx_CCVB) and the TIMERn_CCx_CCV register form double-buffered capture registers allowing two subsequent capture events to take place before a read-out is required. The first capture can always be read from TIMERn_CCx_CCV, and reading this address will load the next capture value into TIMERn_CCx_CCV from TIMERn_CCx_CCVB if it contains valid data. The CC value can be read without altering the FIFO contents by reading TIMERn_CCx_CCVP. TIMERn_CCx_CCVB can also be read without altering the FIFO contents. The ICV flag in TIMERn_STATUS indicates if there is a valid unread capture in TIMERn_CCx_CCV. In this mode, TIMERn_CCx_CCV is read-only.

In the case where a capture is triggered while both TIMERn_CCx_CCV and TIMERn_CCx_CCVB contain unread capture values, the buffer overflow interrupt flag (ICBOF in TIMERn_IF) will be set. On overflow new capture values will overwrite the value in TIMERn_CCx_CCVB and the value of TIMERn_CCx_CCV will remain unchanged. TIMERn_CCx_CCV will always contain the oldest unread value and TIMERn_CCx_CCVB will always contain the newest value.

Note: In input capture mode, the timer will only trigger interrupts when it is running.

20.3.2.4 Period/Pulse-Width Capture

Period and/or pulse-width capture can only be possible with Channel 0 (CC0), because this is the only channel that can start and stop the timer. This can be done by setting the RISEA field in TIMERn_CTRL to Clear&Start, and select the wanted input from either external pin or PRS, see Figure 20.13 TIMER/WTIMER Period and/or Pulse width Capture on page 661. For period capture, the Compare/Capture Channel should then be set to input capture on a rising edge of the same input signal. To capture the width of a high pulse, the Compare/Capture Channel should be set to capture on a falling edge of the input signal. To measure the low pulse-width of a signal, opposite polarities should be chosen.




Figure 20.13. TIMER/WTIMER Period and/or Pulse width Capture

20.3.2.5 Compare

Each Compare/Capture channel contains a comparator which outputs a compare match if the contents of TIMERn_CCx_CCV matches the counter value, see Figure 20.14 TIMER/WTIMER Block Diagram Showing Comparison Functionality on page 662. In compare mode, each compare channel can be configured to either set, clear or toggle the output on an event (compare match, overflow or underflow). The output from each channel is represented as an alternative function on the port it is connected to, which needs to be enabled for the CC outputs to propagate to the pins.




Figure 20.14. TIMER/WTIMER Block Diagram Showing Comparison Functionality

The compare output is delayed by one cycle to allow for full 0% to 100% PWM generation. If occurring in the same cycle, match action will have priority over overflow or underflow action.

The input selected (through PRSSEL, INSEL and FILTSEL in TIMERn_CCx_CTRL) for the CC channel will also be sampled on compare match and the result is found in the CCPOL bits in TIMERn_STATUS. It is also possible to configure the CCPOL to always track the inputs by setting ATI in TIMERn_CTRL.

The COIST bit in TIMERn_CCx_CTRL is the initial state of the compare/PWM output. The COIST bit can also be used as an initial value to the compare outputs on a reload-start when RSSCOIST is set in TIMERn_CTRL. Also the resulting output can be inverted by setting OUTINV in TIMERn_CCx_CTRL. It is recommended to turn off the CC channel before configuring the output state to avoid any pulses on the output. The CC channel can be turned off by setting MODE to OFF in TIMER_CCx_CTRL. The following figure shows the output logic for the TIMER/WTIMER module.




Figure 20.15. TIMER/WTIMER Output Logic

20.3.2.6 Compare Mode Registers

When running in Output Compare or PWM mode, the value in TIMERn_CCx_CCV will be compared against the count value. In Compare mode the output can be configured to toggle, clear or set on compare match, overflow, and underflow through the CMOA, COFOA and CUFOA fields in TIMERn_CCx_CTRL. TIMERn_CCx_CCV can be accessed directly or through the buffer register TIMERn_CCx_CCVB, see Figure 20.16 TIMER/WTIMER Output Compare/PWM Buffer Functionality Detail on page 663. When writing to the buffer register, the value in TIMERn_CCx_CCVB will be written to TIMERn_CCx_CCV on the next *update event*. This functionality ensures glitch free PWM outputs. The CCVBV flag in TIMERn_STATUS indicates whether the TIMERn_CCx_CCVB register contains data that has not yet been written to the TIMERn_CCx_CCV register. Note that when writing 0 to TIMERn_CCx_CCVB in updown count mode the CCV value is updated when the timer counts from 0 to 1. Thus, the compare match for the next period will not happen until the timer reaches 0 again on the way down.




Figure 20.16. TIMER/WTIMER Output Compare/PWM Buffer Functionality Detail

20.3.2.7 Frequency Generation (FRG)

Frequency generation (see Figure 20.17 TIMER/WTIMER Up-count Frequency Generation on page 664) can be achieved in compare mode by:

- · Setting the counter in up-count mode
- · Enabling buffering of the TOP value.
- · Setting the CC channels overflow action to toggle




Figure 20.17. TIMER/WTIMER Up-count Frequency Generation

The output frequency is given by Figure 20.18 TIMER/WTIMER Up-count Frequency Generation Equation on page 664

$$f_{FRG} = f_{HFPERCLK}/(2^{(PRESC + 1)} \times (TOP + 1) \times 2)$$

Figure 20.18. TIMER/WTIMER Up-count Frequency Generation Equation

The figure below provides cycle accurate timing and event generation information for frequency generation.




Figure 20.19. TIMER/WTIMER Up-count Frequency Generation Detail

20.3.2.8 Pulse-Width Modulation (PWM)

In PWM mode, TIMERn_CCx_CCV is buffered to avoid glitches in the output. The settings in the Compare Output Action configuration bits are ignored in PWM mode and PWM generation is only supported for up-count and up/down-count mode.

20.3.2.9 Up-count (Single-slope) PWM

If the counter is set to up-count and the Compare/Capture channel is put in PWM mode, single slope PWM output will be generated (see Figure 20.20 TIMER/WTIMER Up-count PWM Generation on page 665). In up-count mode the PWM period is TOP+1 cycles and the PWM output will be high for a number of cycles equal to TIMERn_CCx_CCV. This means that a constant high output is achieved by setting TIMERn_CCx_CCV to TOP+1 or higher. The PWM resolution (in bits) is then given by Figure 20.21 TIMER/WTIMER Up-count PWM Resolution Equation on page 665.




Figure 20.20. TIMER/WTIMER Up-count PWM Generation

$$R_{PWM_{UD}} = log(TOP+1)/log(2)$$

Figure 20.21. TIMER/WTIMER Up-count PWM Resolution Equation

The PWM frequency is given by Figure 20.22 TIMER/WTIMER Up-count PWM Frequency Equation on page 665:

$$f_{PWM_{UD/down}} = f_{HFPERCLK}/(2^{PRESC} \times (TOP + 1))$$

Figure 20.22. TIMER/WTIMER Up-count PWM Frequency Equation

The high duty cycle is given by Figure 20.23 TIMER/WTIMER Up-count Duty Cycle Equation on page 665

$$DS_{up} = CCVx/(TOP+1)$$

Figure 20.23. TIMER/WTIMER Up-count Duty Cycle Equation

The figure below provides cycle accurate timing and event generation information for up-count mode.




Figure 20.24. TIMER/WTIMER Up-count PWM Generation Detail

20.3.2.10 2x Count Mode (Up-count)

When the timer is set in 2x mode, the TIMER/WTIMER will count up by two. This will in effect make any odd Top value be rounded down to the closest even number. Similarly, any odd CC value will generate a match on the closest lower even value as shown in Figure 20.25 TIMER/WTIMER CC out in 2x mode on page 666




Figure 20.25. TIMER/WTIMER CC out in 2x mode

The PWM resolution is given by Figure 20.26 TIMER/WTIMER 2x PWM Resolution Equation on page 666.

 $R_{PWM_{2xmode}} = log(TOP/2+1)/log(2)$

Figure 20.26. TIMER/WTIMER 2x PWM Resolution Equation

The PWM frequency is given by Figure 20.27 TIMER/WTIMER 2x Mode PWM Frequency Equation(Up-count) on page 666:

 $f_{PWM_{2xmode}} = f_{HFPERCLK} / floor(TOP/2) + 1$

Figure 20.27. TIMER/WTIMER 2x Mode PWM Frequency Equation(Up-count)

The high duty cycle is given by Figure 20.28 TIMER/WTIMER 2x Mode Duty Cycle Equation on page 666

 $DS_{2xmode} = CCVx/((floor(TOP/2)+1)*2)$

Figure 20.28. TIMER/WTIMER 2x Mode Duty Cycle Equation

20.3.2.11 Up/Down-count (Dual-slope) PWM

If the counter is set to up-down count and the Compare/Capture channel is put in PWM mode, dual slope PWM output will be generated by Figure 20.29 TIMER/WTIMER Up/Down-count PWM Generation on page 667. The resolution (in bits) is given by Figure 20.30 TIMER/WTIMER Up/Down-count PWM Resolution Equation on page 667.




Figure 20.29. TIMER/WTIMER Up/Down-count PWM Generation

$$R_{PWM_{up/down}} = log(TOP+1)/log(2)$$

Figure 20.30. TIMER/WTIMER Up/Down-count PWM Resolution Equation

The PWM frequency is given by Figure 20.31 TIMER/WTIMER Up/Down-count PWM Frequency Equation on page 667:

$$f_{PWM_{UD/down}} = f_{HFPERCLK} / (2^{(PRESC+1)} \times TOP))$$

Figure 20.31. TIMER/WTIMER Up/Down-count PWM Frequency Equation

The high duty cycle is given by Figure 20.32 TIMER/WTIMER Up/Down-count Duty Cycle Equation on page 667

$$DS_{up/down} = CCVx/TOP$$

Figure 20.32. TIMER/WTIMER Up/Down-count Duty Cycle Equation

The figure below provides cycle accurate timing and event generation information for up-count mode.




Figure 20.33. TIMER/WTIMER Up/Down-count PWM Generation

20.3.2.12 2x Count Mode (Up/Down-count)

When the timer is set in 2x mode, the TIMER/WTIMER will count up/down by two. This will in effect make any odd Top value be rounded down to the closest even number. Similarly, any odd CC value will generate a match on the closest lower even value as shown in Figure 20.34 TIMER/WTIMER CC out in 2x mode on page 668




Figure 20.34. TIMER/WTIMER CC out in 2x mode

Figure 20.35 TIMER/WTIMER 2x PWM Resolution Equation on page 668.

 $R_{PWM_{2ymode}} = log(TOP/2+1)/log(2)$

Figure 20.35. TIMER/WTIMER 2x PWM Resolution Equation

The PWM frequency is given by Figure 20.36 TIMER/WTIMER 2x Mode PWM Frequency Equation(Up/Down-count) on page 668:

 $f_{PWM_{2xmode}} = f_{HFPERCLK} / (floor(TOP/2)*2)$

Figure 20.36. TIMER/WTIMER 2x Mode PWM Frequency Equation(Up/Down-count)

The high duty cycle is given by two equations based on the CCVx values. Figure 20.37 TIMER/WTIMER 2x Mode Duty Cycle Equation for CCVx = 1 or CCVx = even on page 668 and Figure 20.38 TIMER/WTIMER 2x Mode Duty Cycle Equation for all other CCVx = odd values on page 668

 $DS_{2xmode} = (CCVx*2)/(floor(TOP/2)*4)$

Figure 20.37. TIMER/WTIMER 2x Mode Duty Cycle Equation for CCVx = 1 or CCVx = even

 $DS_{2xmode} = (CCVx*2 - CCVx)/(floor(TOP/2)*4)$

Figure 20.38. TIMER/WTIMER 2x Mode Duty Cycle Equation for all other CCVx = odd values

20.3.2.13 Timer Configuration Lock

To prevent software errors from making changes to the timer configuration, a configuration lock is available similar to DTI configuration Lock. Writing any value but 0xCE80 to LOCKKEY in TIMERn_LOCK results in TIMERn_CTRL, TIMERn_CMD, TIMERn_TOP, TIMERn_CNT, TIMERn_CCx_CTRL and TIMERn_CCx_CCV being locked from writing. To unlock the registers, write 0xCE80 to LOCKKEY in TIMERn_LOCK. The value of TIMERn_LOCK is 1 when the lock is active, and 0 when the registers are unlocked.

20.3.3 Dead-Time Insertion Unit

Some of the timers include a Dead-Time Insertion module suitable for motor control applications. Refer to the device data sheet to check if a timer has this feature. The example settings in this section are for TIMER0, but identical settings can be used for other timers with DTI as well. The Dead-Time Insertion Unit aims to make control of brushless DC (BLDC) motors safer and more efficient by introducing complementary PWM outputs with dead-time insertion and fault handling, see Figure 20.39 TIMER/WTIMER Dead-Time Insertion Unit Overview on page 669.




Figure 20.39. TIMER/WTIMER Dead-Time Insertion Unit Overview

When used for motor control, the PWM outputs TIM0_CC0, TIM0_CC1 and TIM0_CC2 are often connected to the high-side transistors of a triple half-bridge setup (UH, VH and WH), and the complementary outputs connected to the respective low-side transistors (UL, VL, WL shown in Figure 20.40 TIMER/WTIMER Triple Half-Bridge on page 669). Transistors used in such a bridge often do not open/close instantaneously, and using the exact complementary inputs for the high and low side of a half-bridge may result in situations where both gates are open. This can give unnecessary current-draw and short circuit the power supply. The DTI unit provides dead-time insertion to deal with this problem.




Figure 20.40. TIMER/WTIMER Triple Half-Bridge

For each of the 3 compare-match outputs of TIMER0, an additional complementary output is provided by the DTI unit. These outputs, named TIM0_CDTI0, TIM0_CDTI1 and TIM0_CDTI2 are provided to make control of e.g. 3-channel BLDC or permanent magnet AC (PMAC) motors possible using only a single timer, see Figure 20.41 TIMER/WTIMER Overview of Dead-Time Insertion Block for a Single PWM channel on page 670.




Figure 20.41. TIMER/WTIMER Overview of Dead-Time Insertion Block for a Single PWM channel

The DTI unit is enabled by setting DTEN in TIMER0_DTCTRL. In addition to providing the complementary outputs, the DTI unit then also overrides the compare match outputs from the timer.

The DTI unit gives the rising edges of the PWM outputs and the rising edges of the complementary PWM outputs a configurable time delay. By doing this, the DTI unit introduces a dead-time where both the primary and complementary outputs in a pair are inactive as seen in Figure 20.42 TIMER/WTIMER Polarity of Both Signals are Set as Active-High on page 670.




Figure 20.42. TIMER/WTIMER Polarity of Both Signals are Set as Active-High

Dead-time is specified individually for the rising and falling edge of the original PWM. These values are shared across all the three PWM channels of the DTI unit. A single prescaler value is provided for the DTI unit, meaning that both the rising and falling edge dead-times share prescaler value. The prescaler divides the HFPERCLK_{TIMERn} by a configurable factor between 1 and 1024, which is set in the DTPRESC field in TIMERO_DTTIME. The rising and falling edge dead-times are configured in DTRISET and DTFALLT in TIMERO_DTTIME to any number between 1-64 HFPERCLK_{TIMERO} cycles.

The DTAR and DTFATS bits in TIMER0_DTCTRL control the DTI output behavior when the timer stops. By default the DTI block stops when the timer is stopped. Setting the DTAR bit will cause the DTI to output on channel 0 to continue when the timer is stopped. DTAR effects only channel 0. See 20.3.3.2 PRS Channel as a Source for an example of when this can be used. While in this mode the undivided HFPERCLK_TIMER0 (DTPRESC=0) is always used regardless of programmed DTPRESC value in TIMER0_DTTIME. This means that rise and fall dead times are calculated assuming DTPRESC = 0.

When the timer stops DTI outputs are frozen by default, preserving their last state. To allow the outputs to go to a safe state as programmed in the DTFA field of TIMERO_DTFC register and set the DTFATS bitfield in the TIMERO_DTCTRL reg. Note that when DTAR is also set, DTAR has priority over DTFATS for DTI channel 0 output.

The following table shows the DTI output when the timer is halted.

Table 20.3. DTI Output When Timer Halted

DTAR	DTFATS	State
0	0	frozen
0	1	safe
1	0	running
1	1	running

20.3.3.1 Output Polarity

The value of the primary and complementary outputs in a pair will never be set active at the same time by the DTI unit. The polarity of the outputs can be changed if this is required by the application. The active values of the primary and complementary outputs are set by the DTIPOL and DTCINV bits in the TIMERO_DTCTRL register. The DTIPOL bit of this register specifies the base polarity. If DTIPOL =0, then the outputs are active-high, and if DTIPOL = 1 they are active-low. The relative phase of the primary and complementary outputs is not changed by DTIPOL, as the polarity of both outputs is changed, see Figure 20.43 TIMER/WTIMER Output Polarities on page 671.

In some applications, it may be required that the primary outputs are active-high, while the complementary outputs are active-low. This can be accomplished by manipulating the DTCINV bit of the TIMERO_DTCTRL register, which inverts the polarity of the complementary outputs relative to the primary outputs. As an example, DTIPOL = 0 and DTCINV = 0 results in outputs with opposite phase and active-high states. Similarly, DTIPOL = 1 and DTCINV = 1 results in outputs with equal phase and the primary output will be active-high while the complementary will be active-low.




Figure 20.43. TIMER/WTIMER Output Polarities

Output generation on the individual DTI outputs can be disabled by configuring TIMER0_DTOGEN. When output generation on an output is disabled that output will go to and stay in its inactive state.

20.3.3.2 PRS Channel as a Source

A PRS channel can be used as input to the DTI module instead of the PWM output from the timer for DTI channel 0. Setting DTPRSEN in TIMERO_DTCTRL will override the source of the first DTI channel, driving TIMO_CC0 and TIMO_CDTI0, with the value on the PRS channel. The rest of the DTI channels will continue to be driven by the PWM output from the timer. The input PRS channel is chosen by configuring DTPRSSEL in TIMERO_DTCTRL. Note that the timer must be running even when PRS is used as DTI source. However, if it is required to keep the DTI channel 0 running even when the timer is stopped, set DTAR in TIMERO_DTCTRL. When this bit is set, it uses DTPRESC=0 regardless of the value programmed in DTPRESC in TIMERO_DTTIME.

The DTI prescaler, set by DTPRESC in TIMERO_DTTIME determines the accuracy with which the DTI can insert dead-time into a PRS signal. The maximum dead-time error equals 2^{DTPRESC} clock cycles. With zero prescaling, the inserted dead-times are therefore accurate, but they may be inaccurate for larger prescaler settings.

20.3.3.3 Fault Handling

The fault handling system of the DTI unit allows the outputs of the DTI unit to be put in a well-defined state in case of a fault. This hardware fault handling system enables a fast reaction to faults, reducing the possibility of damage to the system.

The fault sources which trigger a fault in the DTI module are determined by the bitfields of TIMER0_DTFC register. Any combination of the available error sources can be selected:

- PRS source 0, determined by DTPRS0FSEL in TIMER0_DTFC
- · PRS source 1, determined by DTPRS1FSEL in TIMER0 DTFC
- Debugger
- · Core Lockup

One or two PRS channels can be used as an error source. When PRS source 0 is selected as an error source, DTPRS0FSEL determines which PRS channel is used for this source. DTPRS1FSEL determines which PRS channel is selected as PRS source 1. Note that for Core Lockup, the LOCKUPRDIS in RMU_CTRL must be set. Otherwise this will generate a full reset of the chip.

20.3.3.4 Action on Fault

When a fault occurs, the bit representing the fault source is set in TIMER0_DTFAULT register, and the outputs from the DTI unit are set to a well-defined state. The following options are available, and can be enabled by configuring DTFACT in TIMER0_DTFC:

- · Set outputs to inactive level
- · Clear outputs
- · Tristate outputs

With the first option enabled, the output state in case of a fault depends on the polarity settings for the individual outputs. An output set to be active high will be set low if a fault is detected, while an output set to be active low will be driven high.

When a fault occurs, the fault source(s) can be read out from TIMER0 DTFAULT register.

Additionally a fault action can also be triggered when the timer stops if DTFATS in TIMER0_DTCTRL is set. This allows the DTI output to go to safe state programmed in DTFACT in TIMER0_DTFC when timer stops. When DTAR and DTFATS in TIMER0_DTCTRL are both set, DTI channel 0 keeps running even when the timer stops. This is useful when DTI channel 0 has an input coming from PRS.

20.3.3.5 Exiting Fault State

When a fault is triggered by the PRS system, software intervention is required to re-enable the outputs of the DTI unit. This is done by manually clearing bits in TIMER0_DTFAULT register. If the fault source as determined by checking TIMER0_DEFAULT is the debugger alone, the outputs can be automatically restarted when the debugger exits. To enable automatic restart set DTDAS in TIMER0_DCTRL. When an automatic restart occurs the DTDBGF bit in TIMER0_DTFAULT will be automatically cleared by hardware. If any other bits in the TIMER0_DTFAULT register are set when the hardware clears DTDBGF the DTI module will not exit the fault state.

20.3.3.6 DTI Configuration Lock

To prevent software errors from making changes to the DTI configuration, a configuration lock is available. Writing any value but 0xCE80 to LOCKKEY in TIMER0_DTLOCK results in TIMER0_DTFC, TIMER0_DTCTRL, TIMER0_DTTIME and TIMER0_ROUTE being locked from writing. To unlock the registers, write 0xCE80 to LOCKKEY in TIMER0_DTLOCK. The value of TIMER0_DTLOCK is 1 when the lock is active, and 0 when the registers are unlocked.

20.3.4 Debug Mode

When the CPU is halted in debug mode, the timer can be configured to either continue to run or to be frozen. This is configured in DEBUGRUN in TIMERn CTRL.

20.3.5 Interrupts, DMA and PRS Output

The timer has 3 different types of output events:

- · Counter Underflow
- · Counter Overflow
- Compare match or input capture (one per Compare/Capture channel)

Each of the events has its own interrupt flag. Also, there is one interrupt flag for each Compare/Capture channel which is set on buffer overflow in capture mode. Buffer overflow happens when a new capture pushes an old unread capture out of the TIMERn_CCx_CCV/TIMERn_CCx_CCVB register pair.

If the interrupt flags are set and the corresponding interrupt enable bits in TIMERn_IEN are set high, the timer will send out an interrupt request. Each of the events will also lead to a one HFPERCLK_{TIMERn} cycle high pulse on individual PRS outputs. Setting PRSOCNF to LEVEL in TIMERn_CCx_CTRL will make the compare match PRS output follow the compare match output, instead of outputting one HFPERCLK_{TIMERn} cycle high pulse. Interrupts are cleared by setting the corresponding bit in the TIMERn_IFC register.

Each of the events will also set a DMA request when they occur. The different DMA requests are cleared when certain acknowledge conditions are met, see Table 20.4 TIMER/WTIMER DMA Events on page 673. Events which clear the DMA requests do not clear interrupt flags. Software must still manually clear the interrupt flag if interrupts are in use.

If DMACLRACT is set in TIMERn_CTRL, the DMA request is cleared when the triggered DMA channel is active, without having to access any timer registers. This is useful in cases where a timer event is used to trigger a DMA transfer that does not target the CCV or CCVB register.

Table 20.4. TIMER/WTIMER DMA Events

Event	Acknowledge/Clear
Underflow/Overflow	Read or write to TIMERn_CNT or TIMERn_TOPB
CC 0	Read or write to TIMERn_CC0_CCV or TIMERn_CC0_CCVB
CC 1	Read or write to TIMERn_CC1_CCV or TIMERn_CC1_CCVB
CC 2	Read or write to TIMERn_CC2_CCV or TIMERn_CC2_CCVB

20.3.6 GPIO Input/Output

The TIMn_CCx inputs/outputs and TIM0_CDTIx outputs are accessible as alternate functions through GPIO. Each pin connection can be enabled/disabled separately by setting the corresponding CCxPEN or CDTIxPEN bits in TIMERn_ROUTE. The LOCATION bits in the same register can be used to move all enabled pins to alternate pins. See the device data sheet for the mapping between block locations (LOC0, LOC1, etc.) and actual device pins (PA0, PA1, etc.).

20.4 Register Map

The offset register address is relative to the registers base address.

Offset	Name	Туре	Description
0x000	TIMERn_CTRL	RW	Control Register
0x004	TIMERn_CMD	W1	Command Register
0x008	TIMERn_STATUS	R	Status Register
0x00C	TIMERn_IF	R	Interrupt Flag Register
0x010	TIMERn_IFS	W1	Interrupt Flag Set Register
0x014	TIMERn_IFC	(R)W1	Interrupt Flag Clear Register
0x018	TIMERn_IEN	RW	Interrupt Enable Register
0x01C	TIMERn_TOP	RWH	Counter Top Value Register
0x020	TIMERn_TOPB	RW	Counter Top Value Buffer Register
0x024	TIMERn_CNT	RWH	Counter Value Register
0x02C	TIMERn_LOCK	RWH	TIMER Configuration Lock Register
0x030	TIMERn_ROUTEPEN	RW	I/O Routing Pin Enable Register
0x034	TIMERn_ROUTELOC0	RW	I/O Routing Location Register
0x03C	TIMERn_ROUTELOC2	RW	I/O Routing Location Register
0x060	TIMERn_CC0_CTRL	RW	CC Channel Control Register
0x064	TIMERn_CC0_CCV	RWH(a)	CC Channel Value Register
0x068	TIMERn_CC0_CCVP	R	CC Channel Value Peek Register
0x06C	TIMERn_CC0_CCVB	RWH	CC Channel Buffer Register
	TIMERn_CCx_CTRL	RW	CC Channel Control Register
	TIMERn_CCx_CCV	RWH(a)	CC Channel Value Register
	TIMERn_CCx_CCVP	R	CC Channel Value Peek Register
	TIMERn_CCx_CCVB	RWH	CC Channel Buffer Register
0x090	TIMERn_CC3_CTRL	RW	CC Channel Control Register
0x094	TIMERn_CC3_CCV	RWH(a)	CC Channel Value Register
0x098	TIMERn_CC3_CCVP	R	CC Channel Value Peek Register
0x09C	TIMERn_CC3_CCVB	RWH	CC Channel Buffer Register
0x0A0	TIMERn_DTCTRL	RW	DTI Control Register
0x0A4	TIMERn_DTTIME	RW	DTI Time Control Register
0x0A8	TIMERn_DTFC	RW	DTI Fault Configuration Register
0x0AC	TIMERn_DTOGEN	RW	DTI Output Generation Enable Register
0x0B0	TIMERn_DTFAULT	R	DTI Fault Register
0x0B4	TIMERn_DTFAULTC	W1	DTI Fault Clear Register
0x0B8	TIMERn_DTLOCK	RWH	DTI Configuration Lock Register

20.5 Register Description

20.5.1 TIMERn_CTRL - Control Register

20.5.1	IIVIEKII_	CIR	·L -	COIII	uoi	Ne	yısı	eı																							
Offset														В	it Po	siti	on														
0x000	31	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	5	4	က	2	_	
Reset		0	0	'	(>)	OXO	,			'				9	OXO		0	0		Ş	OXO		0X0	0	0	0	0	0			OXO
Access		§ S	§ S		- ×									Ì	 }		¥ ≷	₩ M		2	<u> </u>		 }	Z N	X W	\ N	Z.	S		_	
			_			_								_						_	_					<u> </u>		_			_
Name		JIST			,									_	_		DISSYNCOUT							DMACLRACT	DEBUGRUN		_				
Numo		RSSCOIST	_			LEOL								5	CLKSEL		SSYI	X2CNT		-	LALLA		RISEA	MACI	BUC	QDM	OSMEN	SYNC		L	MODE
		8	AT			Ϊ								(<u>5</u>		□	×		Ĺ	<u> </u>		፼	٥	ä	ਰ	ő	S]	≦
Bit	Name					Re	eset			Ac	ces	s	Des	crip	tion																
31:30	Reserv	/ed					ens ns	ure	cor	npat	ibilit	y w	ith fu	ıture	dev	vices	s, alı	vays	s wr	ite b	its to	0 0	. Мо	re in	forr	natio	on in	1.2	Col	nve	7-
29	RSSC	OIS	Т			0				RV	٧		Rel	oad-	-Sta	rt S	ets (Con	npai	e O	utpı	ut I	nitia	l St	ate						
	When	set,	com	pare	ou	tpu	t is s	set to	o C	OIS	T va	lue	at R	eloa	d-St	art e	ever	nt													
28	ATI					0				R۱	٧		Alw	ays	Tra	ck l	npu	ts													
	when set, makes CCPOL always track the polarity of the inputs																														
27:24	PRESC 0x0 RW Prescaler Setting																														
	These	bits	sele	ect th	e p	res	calir	ıg fa	cto	r.																					
	Value					М	ode						Des	crip	tion																_
	0					Dľ	V1						The	HFI	PER	CLk	(is ı	undi	vide	d											
	1					Dľ	V2						The	HFI	PER	CLk	(is	divid	led I	oy 2											
	2					DI	V4						The	HFI	PER	CLk	(is	divid	led I	оу 4											
	3						V8						The							•											
	4						V16								PER																
	5						V32								PER																
	6						V64						The																		
	7						V12						The							-											
	9						v25i V51:						The																		
	10						V10:						The																		
23:18	Reserv	/ed					ens ns	ure	cor	npat	ibilit	y w	ith fu	ıture	dev	vices	s, alı	ways	s wr	ite b	its to	0 0	. Мо	re in	nforr	natio	on in	1.2	Coi	nve	7-
17:16	CLKSEL 0x0 RW								Clock Source Select																						
	These bits select the clock source for the timer.																														
	Value					М	ode						Des	crip	tion																_
	Value Mode										1/		D			IEDI	-00														_

Prescaled HFPERCLK

PRESCHFPERCLK

0

Bit	Name	Reset	Access	Description
	1	CC1		Compare/Capture Channel 1 Input
	2	TIMEROUF		Timer is clocked by underflow(down-count) or overflow(up-count) in the lower numbered neighbor Timer
15	Reserved	To ensure contions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
14	DISSYNCOUT	0	RW	Disable Timer From Start/Stop/Reload Other Synchronized Timers
	When this bit is set	, the Timer does no	ot start/sto _l	p/reload other timer with SYNC bit set
	Value			Description
	0			Timer can start/stop/reload other timers with SYNC bit set
	1			Timer cannot start/stop/reload other timers with SYNC bit set
13	X2CNT	0	RW	2x Count Mode
	Enable 2x count me	ode		
12	Reserved	To ensure contions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
11:10	FALLA	0x0	RW	Timer Falling Input Edge Action
	These bits select th	ne action taken in th	ne counter	when a falling edge occurs on the input.
	Value	Mode		Description
	0	NONE		No action
	1	START		Start counter without reload
	2	STOP		Stop counter without reload
	3	RELOADSTAF	RT	Reload and start counter
9:8	RISEA	0x0	RW	Timer Rising Input Edge Action
	These bits select th	ne action taken in th	ne counter	when a rising edge occurs on the input.
	Value	Mode		Description
	0	NONE		No action
	1	START		Start counter without reload
	2	STOP		Stop counter without reload
	3	RELOADSTAF	RT	Reload and start counter
7	DMACLRACT	0	RW	DMA Request Clear on Active
	When this bit is set DMA requests to be			ed when the corresponding DMA channel is active. This enables the time he timer.
3	DEBUGRUN	0	RW	Debug Mode Run Enable
	Set this bit to enable	le timer to run in de	bug mode	
	Value			Description
	0			Timer is frozen in debug mode
	0			Timor to mozori in debug mode

Bit	Name	Reset	Access	Description
5	QDM	0	RW	Quadrature Decoder Mode Selection
	This bit sets the	mode for the quadra	ature decode	er.
	Value	Mode		Description
	0	X2		X2 mode selected
	1	X4		X4 mode selected
4	OSMEN	0	RW	One-shot Mode Enable
	Enable/disable of	one shot mode.		
3	SYNC	0	RW	Timer Start/Stop/Reload Synchronization
	When this bit is	set, the Timer is star	ted/stopped	/reloaded by start/stop/reload commands in the other timers
	Value			Description
	0			Timer is not started/stopped/reloaded by other timers
	1			Timer is started/stopped/reloaded by other timers
2	Reserved	To ensure co	mpatibility v	· · · · · · · · · · · · · · · · · · ·
	.		mpatibility v	Timer is started/stopped/reloaded by other timers with future devices, always write bits to 0. More information in 1.2 Conven-
	Reserved MODE These bits set th	0x0 ne counting mode for	RW the Timer.	vith future devices, always write bits to 0. More information in 1.2 Conven-
	Reserved MODE These bits set th	0x0 ne counting mode for	RW the Timer.	vith future devices, always write bits to 0. More information in 1.2 Conven- Timer Mode Note, when Quadrature Decoder Mode is selected (MODE = 'b11), the
	Reserved MODE These bits set the CLKSEL is don't	0x0 ne counting mode for t care. The Timer is o	RW the Timer.	vith future devices, always write bits to 0. More information in 1.2 Convention of the convention of t
1:0	MODE These bits set the CLKSEL is don't	0x0 ne counting mode for t care. The Timer is o	RW the Timer.	vith future devices, always write bits to 0. More information in 1.2 Conventional Timer Mode Note, when Quadrature Decoder Mode is selected (MODE = 'b11), the he Decoder Mode clock output. Description
	Reserved MODE These bits set the CLKSEL is don't Value 0	0x0 ne counting mode for t care. The Timer is o	RW the Timer.	with future devices, always write bits to 0. More information in 1.2 Conventional Timer Mode Note, when Quadrature Decoder Mode is selected (MODE = 'b11), the he Decoder Mode clock output. Description Up-count mode

20.5.2 TIMERn_CMD - Command Register

Offset															Bi	t Pc	siti	on														
0x004	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	7	10	6	8	7	9	5	4	က	2	1	0
Reset		•	'		'									•			•														0	0
Access																															W1	W1
Name																															STOP	START

Bit	Name	Reset	Access	Description
31:2	Reserved	To ensure contions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
1	STOP	0	W1	Stop Timer
	Set this bit to stop time	er		
0	START	0	W1	Start Timer
	Set this bit to start tim	ier		

20.5.3 TIMERn_STATUS - Status Register

26

25

24

Offset															Bi	t Po	sitio	on														
0x008	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	7	10	6	∞	7	9	5	4	က	2	_	0
Reset		•	•	•	0	0	0	0					0	0	0	0					0	0	0	0					•	0	0	0
Access					22	2	22	2					22	22	22	22					~	2	22	22						R	22	22
Name					ссрогз	CCPOL2	CCPOL1	CCPOLO					ICV3	ICV2	ICV1	ICV0					CCVBV3	CCVBV2	CCVBV1	CCVBV0						TOPBV	DIR	RUNNING

Bit	Name	Reset	Access	Description
31:28	Reserved	To ensure co	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
27	CCPOL3	0	R	CC3 Polarity

In Input Capture mode, this bit indicates the polarity of the edge that triggered capture in TIMERn_CC3_CCV. In Compare/PWM mode, this bit indicates the polarity of the selected input to CC channel 3. These bits are cleared when CCMODE is written to 0b00 (Off).

Value	Mode		Description
0	LOWRISE		CC3 polarity low level/rising edge
1	HIGHFALL		CC3 polarity high level/falling edge
CCPOL2	0	R	CC2 Polarity

In Input Capture mode, this bit indicates the polarity of the edge that triggered capture in TIMERn_CC2_CCV. In Compare/PWM mode, this bit indicates the polarity of the selected input to CC channel 2. These bits are cleared when CCMODE is written to 0b00 (Off).

Value	Mode		Description
0	LOWRISE		CC2 polarity low level/rising edge
1	HIGHFALL		CC2 polarity high level/falling edge
CCPOL1	0	R	CC1 Polarity

In Input Capture mode, this bit indicates the polarity of the edge that triggered capture in TIMERn_CC1_CCV. In Compare/PWM mode, this bit indicates the polarity of the selected input to CC channel 1. These bits are cleared when CCMODE is written to 0b00 (Off).

Value	Mode		Description						
0	LOWRISE		CC1 polarity low level/rising edge						
1	HIGHFALL	-	CC1 polarity high level/falling edge						
CCPOL0	0	R	CC0 Polarity						

In Input Capture mode, this bit indicates the polarity of the edge that triggered capture in TIMERn_CC0_CCV. In Compare/PWM mode, this bit indicates the polarity of the selected input to CC channel 0. These bits are cleared when CCMODE is written to 0b00 (Off).

Value	Mode	Description
0	LOWRISE	CC0 polarity low level/rising edge
1	HIGHFALL	CC0 polarity high level/falling edge

Bit	Name	Reset	Access	Description
23:20	Reserved	To ensure cortions	mpatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
19	ICV3	0	R	CC3 Input Capture Valid
	This bit indicates that and are cleared wher			ins a valid capture value. These bits are only used in input capture mode 00 (Off).
	Value			Description
	0			TIMERn_CC3_CCV does not contain a valid capture value(FIFO empty)
	1			TIMERn_CC3_CCV contains a valid capture value(FIFO not empty)
18	ICV2	0	R	CC2 Input Capture Valid
	This bit indicates that and are cleared wher			ins a valid capture value. These bits are only used in input capture mode 00 (Off).
	Value			Description
	0			TIMERn_CC2_CCV does not contain a valid capture value(FIFO empty)
	1			TIMERn_CC2_CCV contains a valid capture value(FIFO not empty)
17	ICV1	0	R	CC1 Input Capture Valid
	This bit indicates that and are cleared wher			ins a valid capture value. These bits are only used in input capture mode 00 (Off).
	Value			Description
	0			TIMERn_CC1_CCV does not contain a valid capture value(FIFO empty)
	1			TIMERn_CC1_CCV contains a valid capture value(FIFO not empty)
16	ICV0	0	R	CC0 Input Capture Valid
	This bit indicates that and are cleared wher			ins a valid capture value. These bits are only used in input capture mode 00 (Off).
	Value			Description
	0			TIMERn_CC0_CCV does not contain a valid capture value(FIFO empty)
	1			TIMERn_CC0_CCV contains a valid capture value(FIFO not empty)
15:12	Reserved	To ensure cortions	mpatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
11	CCVBV3	0	R	CC3 CCVB Valid
				B_CCVB registers contain data which have not been written to output compare/PWM mode and are cleared when CCMODE is written to
	Value			Description
	0			TIMERn_CC3_CCVB does not contain valid data
	1			TIMERn_CC3_CCVB contains valid data which will be written to TIMERn_CC3_CCV on the next update event

	Name	Reset	Access	Description
10	CCVBV2	0	R	CC2 CCVB Valid
				2_CCVB registers contain data which have not been written to output compare/PWM mode and are cleared when CCMODE is written to
	Value			Description
	0			TIMERn_CC2_CCVB does not contain valid data
	1			TIMERn_CC2_CCVB contains valid data which will be written to TIMERn_CC2_CCV on the next update event
9	CCVBV1	0	R	CC1 CCVB Valid
				_CCVB registers contain data which have not been written to output compare/PWM mode and are cleared when CCMODE is written to
	Value			Description
	0			TIMERn_CC1_CCVB does not contain valid data
	1			TIMERn_CC1_CCVB contains valid data which will be written to TIMERn_CC1_CCV on the next update event
8	CCVBV0	0	R	CC0 CCVB Valid
				_CCVB registers contain data which have not been written to output compare/PWM mode and are cleared when CCMODE is written to
	TIMERn_CC0_C			
	TIMERn_CC0_C 0b00 (Off).			output compare/PWM mode and are cleared when CCMODE is written to
	TIMERn_CC0_C 0b00 (Off). Value			output compare/PWM mode and are cleared when CCMODE is written to Description
7:3	TIMERn_CC0_C 0b00 (Off). Value	CV. These bits a	re only used in	Output compare/PWM mode and are cleared when CCMODE is written to Description TIMERn_CC0_CCVB does not contain valid data TIMERn_CC0_CCVB contains valid data which will be written to
7:3	TIMERn_CC0_C 0b00 (Off). Value 0 1	CV. These bits a	re only used in	Output compare/PWM mode and are cleared when CCMODE is written to Description TIMERn_CC0_CCVB does not contain valid data TIMERn_CC0_CCVB contains valid data which will be written to TIMERn_CC0_CCV on the next update event
	TIMERn_CC0_C 0b00 (Off). Value 0 1 Reserved TOPBV	To ensure tions 0 at TIMERn_TOPE	compatibility w	Output compare/PWM mode and are cleared when CCMODE is written to Description TIMERn_CC0_CCVB does not contain valid data TIMERn_CC0_CCVB contains valid data which will be written to TIMERn_CC0_CCV on the next update event with future devices, always write bits to 0. More information in 1.2 Conven-
	TIMERn_CC0_C 0b00 (Off). Value 0 1 Reserved TOPBV This indicates that	To ensure tions 0 at TIMERn_TOPE	compatibility w	Output compare/PWM mode and are cleared when CCMODE is written to Description TIMERn_CC0_CCVB does not contain valid data TIMERn_CC0_CCVB contains valid data which will be written to TIMERn_CC0_CCV on the next update event with future devices, always write bits to 0. More information in 1.2 Conven-
	TIMERn_CC0_C 0b00 (Off). Value 0 1 Reserved TOPBV This indicates that when TIMERn_T	To ensure tions 0 at TIMERn_TOPE	compatibility w	Description TIMERn_CC0_CCVB does not contain valid data TIMERn_CC0_CCVB contains valid data which will be written to TIMERn_CC0_CCV on the next update event with future devices, always write bits to 0. More information in 1.2 Convention of the contains valid data which will be written to TIMERn_CC0_CCV.
	TIMERn_CC0_C 0b00 (Off). Value 0 1 Reserved TOPBV This indicates that when TIMERn_T Value	To ensure tions 0 at TIMERn_TOPE	compatibility w	Description TIMERn_CC0_CCVB does not contain valid data TIMERn_CC0_CCVB contains valid data which will be written to TIMERn_CC0_CCV on the next update event with future devices, always write bits to 0. More information in 1.2 Conventory TOPB Valid d data that has not been written to TIMERn_TOP. This bit is also cleared Description
	TIMERn_CC0_C 0b00 (Off). Value 0 1 Reserved TOPBV This indicates the when TIMERn_T Value 0	To ensure tions 0 at TIMERn_TOPE	compatibility w	Description TIMERn_CC0_CCVB does not contain valid data TIMERn_CC0_CCVB contains valid data which will be written to TIMERn_CC0_CCV on the next update event with future devices, always write bits to 0. More information in 1.2 Convention data that has not been written to TIMERn_TOP. This bit is also cleared Description TIMERn_TOPB does not contain valid data TIMERn_TOPB contains valid data which will be written to
2	TIMERn_CC0_C 0b00 (Off). Value 0 1 Reserved TOPBV This indicates that when TIMERn_T Value 0 1	To ensure tions 0 at TIMERn_TOPE OP is written.	compatibility was R	Description TIMERn_CC0_CCVB does not contain valid data TIMERn_CC0_CCVB contains valid data which will be written to TIMERn_CC0_CCV on the next update event with future devices, always write bits to 0. More information in 1.2 Convention TOPB Valid d data that has not been written to TIMERn_TOP. This bit is also cleared Description TIMERn_TOPB does not contain valid data TIMERn_TOPB contains valid data which will be written to TIMERn_TOP on the next update event
2	TIMERn_CC0_C 0b00 (Off). Value 0 1 Reserved TOPBV This indicates the when TIMERn_T Value 0 1 DIR	To ensure tions 0 at TIMERn_TOPE OP is written.	compatibility was R	Description TIMERn_CC0_CCVB does not contain valid data TIMERn_CC0_CCVB contains valid data which will be written to TIMERn_CC0_CCV on the next update event with future devices, always write bits to 0. More information in 1.2 Convention TOPB Valid d data that has not been written to TIMERn_TOP. This bit is also cleared Description TIMERn_TOPB does not contain valid data TIMERn_TOPB contains valid data which will be written to TIMERn_TOP on the next update event
2	TIMERn_CC0_C 0b00 (Off). Value 0 1 Reserved TOPBV This indicates that when TIMERn_T Value 0 1 DIR Indicates count descriptions	To ensure tions 0 at TIMERn_TOPE OP is written. 0	compatibility was R	Description TIMERn_CC0_CCVB does not contain valid data TIMERn_CC0_CCVB contains valid data which will be written to TIMERn_CC0_CCV on the next update event with future devices, always write bits to 0. More information in 1.2 Conventory TOPB Valid d data that has not been written to TIMERn_TOP. This bit is also cleared Description TIMERn_TOPB does not contain valid data TIMERn_TOPB contains valid data which will be written to TIMERn_TOP on the next update event Direction

Bit	Name	Reset	Access	Description
0	RUNNING	0	R	Running
	Indicates if timer is ru	nning or not.		

20.5.4 TIMERn_IF - Interrupt Flag Register

Offset															Ві	t Po	siti	on														
0x00C	31	39	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	1	10	6	∞	7	9	2	4	က	2	_	0
Reset																					0	0	0	0	0	0	0	0		0	0	0
Access																					~	22	22	22	2	22	22	22		2	22	~
Name																					ICBOF3	ICBOF2	ICBOF1	ICBOF0	CC3	CC2	CC1	000		DIRCHG	UF	OF

Name	Reset	Access	Description
Reserved	To ensure contions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
ICBOF3	0	R	CC Channel 3 Input Capture Buffer Overflow Interrupt Flag
This bit indicates that	t a new capture	value has p	oushed an unread value out of TIMERn_CC3_CCVB.
ICBOF2	0	R	CC Channel 2 Input Capture Buffer Overflow Interrupt Flag
This bit indicates that	t a new capture	value has p	oushed an unread value out of TIMERn_CC2_CCVB.
ICBOF1	0	R	CC Channel 1 Input Capture Buffer Overflow Interrupt Flag
This bit indicates that	t a new capture	value has p	oushed an unread value out of TIMERn_CC1_CCVB.
ICBOF0	0	R	CC Channel 0 Input Capture Buffer Overflow Interrupt Flag
This bit indicates that	t a new capture	value has p	oushed an unread value out of TIMERn_CC0_CCVB.
CC3	0	R	CC Channel 3 Interrupt Flag
This bit indicates that	t there has been	an interrup	ot event on Compare/Capture channel 3.
CC2	0	R	CC Channel 2 Interrupt Flag
This bit indicates that	t there has been	an interrup	ot event on Compare/Capture channel 2.
CC1	0	R	CC Channel 1 Interrupt Flag
This bit indicates that	t there has been	an interrup	ot event on Compare/Capture channel 1.
CC0	0	R	CC Channel 0 Interrupt Flag
This bit indicates that	t there has been	an interrup	ot event on Compare/Capture channel 0.
Reserved	To ensure contions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
DIRCHG	0	R	Direction Change Detect Interrupt Flag
This bit is set when c	ount direction ch	nanges. Se	t only in Quadrature Decoder mode
UF	0	R	Underflow Interrupt Flag
This bit indicates that	t there has been	an underfl	ow.
OF	0	R	Overflow Interrupt Flag
This bit indicates that	t there has been	an overflo	w.
	Reserved ICBOF3 This bit indicates that ICBOF2 This bit indicates that ICBOF1 This bit indicates that ICBOF0 This bit indic	Reserved To ensure contions ICBOF3 This bit indicates that a new capture of the continuous continuous capture of the captur	Reserved To ensure compatibility of tions ICBOF3 0 R This bit indicates that a new capture value has provided in the prov

20.5.5 TIMERn_IFS - Interrupt Flag Set Register

Offset															Bi	t Po	siti	on														
0x010	31	30	29	28	27	26	25	24	23	22	21	20	19	9	17	16	15	14	13	12	7	10	ဝ	∞	7	9	5	4	က	2	_	0
Reset											•		•	•			•		•		0	0	0	0	0	0	0	0		0	0	0
Access																					W1	W1	W1	W1	W1	W W	W1	W1		W1	W1	W1
Name																					ICBOF3	ICB0F2	ICB0F1	ICBOF0	CC3	CC2	CC1	000		DIRCHG	J.	OF

-											
Bit	Name	Reset	Access	Description							
31:12	Reserved	To ensure contions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-							
11	ICBOF3	0	W1	Set ICBOF3 Interrupt Flag							
	Write 1 to set the ICBOF3 interrupt flag										
10	ICBOF2	0	W1	Set ICBOF2 Interrupt Flag							
	Write 1 to set the ICBOF2 interrupt flag										
9	ICBOF1	0	W1	Set ICBOF1 Interrupt Flag							
	Write 1 to set the IC	BOF1 interrupt fla	ag								
8	ICBOF0	0	W1	Set ICBOF0 Interrupt Flag							
	Write 1 to set the IC										
7	CC3	0	W1	Set CC3 Interrupt Flag							
	Write 1 to set the CC3 interrupt flag										
6	CC2	0	W1	Set CC2 Interrupt Flag							
	Write 1 to set the CO	C2 interrupt flag									
5	CC1	0	W1	Set CC1 Interrupt Flag							
	Write 1 to set the CO	C1 interrupt flag									
4	CC0	0	W1	Set CC0 Interrupt Flag							
	Write 1 to set the CO	C0 interrupt flag									
3	Reserved	To ensure contions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-							
2	DIRCHG	0	W1	Set DIRCHG Interrupt Flag							
	Write 1 to set the DI	RCHG interrupt f	lag								
1	UF	0	W1	Set UF Interrupt Flag							
	Write 1 to set the UF interrupt flag										
0	OF	0	W1	Set OF Interrupt Flag							
	Write 1 to set the OF interrupt flag										

																	IIVIE	:K/V	/V I I	IVIE	K -	Iım	er/C	Jour	nter
20.5.6 TI	MERn_I	FC - Ir	nterru	ıpt Fl	ag Cle	ear Re	giste	r																	
Offset										Bit	Posit	ion													
0x014	33	29	27	26	25	23	21	20	<u> </u>	17	5 5	4 6	12	7	10	6	8	7	9	5	4	က	2	_	0
Reset		•	•								•			0	0	0	0	0	0	0	0		0	0	0
Access														(R)W1	(R)W1	(R)W1	(R)W1	(R)W1	(R)W1	(R)W1	(R)W1		(R)W1	(R)W1	(R)W1
Name														ICB0F3	ICBOF2	ICBOF1	ICBOF0	CC3	CC2	CC1	000		DIRCHG	UF	OF
Bit	Name			F	Reset		Ac	cess	Des	cripti	on														
31:12	Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions								7-																
11	ICBOF	3		C)		(R))W1	Cle	ar ICE	OF3	Interru	pt Fl	ag											
	Write 1 (This fe									turns	he va	lue of t	he IF	and	cle	ars t	the o	corre	espo	ondi	ng ir	nterr	upt	flags	S
10	ICBOF2	2		C)		(R))W1	Cle	ar ICE	OF2	Interru	pt Fl	ag											
	Write 1 (This fe									turns	he va	lue of t	he IF	and	cle	ars 1	the o	corre	espo	ondi	ng ir	nterr	upt	flags	S
9	ICBOF ²	1		C)		(R))W1	Cle	ar ICE	OF1	Interru	pt Fl	ag											
	Write 1 (This fe									turns	he va	lue of t	he IF	and	cle	ars t	the o	corre	espo	ondi	ng ir	nterr	upt	flags	S
8	ICBOF	0		C)		(R))W1	Cle	ar ICE	OF0	Interru	pt Fl	ag											

				ing returns the value of the IF and clears the corresponding interrupt flags
		ist be enabled glo		
10	ICBOF2	0	(R)W1	Clear ICBOF2 Interrupt Flag
		the ICBOF2 interroust be enabled glo		ing returns the value of the IF and clears the corresponding interrupt flags .
9	ICBOF1	0	(R)W1	Clear ICBOF1 Interrupt Flag
		the ICBOF1 interrors ast be enabled glo		ing returns the value of the IF and clears the corresponding interrupt flags .
8	ICBOF0	0	(R)W1	Clear ICBOF0 Interrupt Flag
		the ICBOF0 interrors st be enabled glo		ing returns the value of the IF and clears the corresponding interrupt flags .
7	CC3	0	(R)W1	Clear CC3 Interrupt Flag
		the CC3 interrupt enabled globally i		returns the value of the IF and clears the corresponding interrupt flags (This
6	CC2	0	(R)W1	Clear CC2 Interrupt Flag
		the CC2 interrupt enabled globally i		returns the value of the IF and clears the corresponding interrupt flags (This
5	CC1	0	(R)W1	Clear CC1 Interrupt Flag
		the CC1 interrupt enabled globally i		returns the value of the IF and clears the corresponding interrupt flags (This
4	CC0	0	(R)W1	Clear CC0 Interrupt Flag
		the CC0 interrupt enabled globally i		returns the value of the IF and clears the corresponding interrupt flags (This
3	Reserved	To ensure tions	compatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
2	DIRCHG	0	(R)W1	Clear DIRCHG Interrupt Flag
		the DIRCHG inter st be enabled glo		ling returns the value of the IF and clears the corresponding interrupt flags .

Bit	Name	Reset	Access	Description
1	UF	0	(R)W1	Clear UF Interrupt Flag
		the UF interrupt fla enabled globally ir		eturns the value of the IF and clears the corresponding interrupt flags (This
0	OF	0	(R)W1	Clear OF Interrupt Flag
		the OF interrupt fla enabled globally ir		eturns the value of the IF and clears the corresponding interrupt flags (This

20.5.7 TIMERn_IEN - Interrupt Enable Register

Offset	Bit Position											
0x018	2	7	9 0	ο	7	9	5	4	က	2	_	0
Reset		0	0	0	0	0	0	0		0	0	0
Access		R₩	N S	% %	RW	RW	₽	₽		RW	ΑW	RW
Name		ICBOF3	ШIL	ICBOF0	CC3	CC2	CC1	000		DIRCHG	J.	OF

Name	Reset	Access	Description
Reserved	To ensure com tions	patibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
ICBOF3	0	RW	ICBOF3 Interrupt Enable
Enable/disable the IC	BOF3 interrupt		
ICBOF2	0	RW	ICBOF2 Interrupt Enable
Enable/disable the IC	BOF2 interrupt		
ICBOF1	0	RW	ICBOF1 Interrupt Enable
Enable/disable the IC	BOF1 interrupt		
ICBOF0	0	RW	ICBOF0 Interrupt Enable
Enable/disable the IC	BOF0 interrupt		
CC3	0	RW	CC3 Interrupt Enable
Enable/disable the Co	C3 interrupt		
CC2	0	RW	CC2 Interrupt Enable
Enable/disable the Co	C2 interrupt		
CC1	0	RW	CC1 Interrupt Enable
Enable/disable the Co	C1 interrupt		
CC0	0	RW	CC0 Interrupt Enable
Enable/disable the Co	C0 interrupt		
Reserved	To ensure com	patibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
DIRCHG	0	RW	DIRCHG Interrupt Enable
Enable/disable the Di	RCHG interrupt		
UF	0	RW	UF Interrupt Enable
Enable/disable the Ul	F interrupt		
OF	0	RW	OF Interrupt Enable
Enable/disable the O	F interrupt		
	Reserved ICBOF3 Enable/disable the ICI ICBOF2 Enable/disable the ICI ICBOF1 Enable/disable the ICI ICBOF0 Enable/disable the ICI CC3 Enable/disable the CCI CC1 Enable/disable the CCI CC1 Enable/disable the CCI CC0 Enable/disable the CCI CC0 Enable/disable the CCI CC0 Enable/disable the CCI CCO Enable/disable the CCI	Reserved To ensure contions ICBOF3 0 Enable/disable the ICBOF3 interrupt ICBOF2 0 Enable/disable the ICBOF2 interrupt ICBOF1 0 Enable/disable the ICBOF1 interrupt ICBOF0 0 Enable/disable the ICBOF0 interrupt CC3 0 Enable/disable the CC3 interrupt CC2 0 Enable/disable the CC2 interrupt CC1 0 Enable/disable the CC1 interrupt CC0 0 Enable/disable the CC1 interrupt CC0 CO Enable/disable the CC0 interrupt CC0 Enable/disable the CC1 interrupt CC1 Enable/disable the CC1 interrupt CC1 Enable/disable the CC1 interrupt	Reserved To ensure compatibility of tions ICBOF3 0 RW Enable/disable the ICBOF3 interrupt ICBOF2 0 RW Enable/disable the ICBOF2 interrupt ICBOF1 0 RW Enable/disable the ICBOF1 interrupt ICBOF0 0 RW Enable/disable the ICBOF0 interrupt CC3 0 RW Enable/disable the CC3 interrupt CC2 0 RW Enable/disable the CC2 interrupt CC1 0 RW Enable/disable the CC1 interrupt CC0 0 RW Enable/disable the CC1 interrupt CC0 RW Enable/disable the UC1 interrupt CC0 RW Enable/disable the DIRCHG interrupt CC1 CC1 CC2 CC2 CC3 CC3 CC4 CC4 CC5 CC5 CC5 CC6 CC7 CC7 CC7 CC7

20.5.8 TIMERn_TOP - Counter Top Value Register

Offset															Bi	t Po	siti	on														
0x01C	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	5	4	က	2	_	0
Reset																סיייייייייייייייייייייייייייייייייייייי	-					•										
Access																	- -															
Name																TO D	5															

Bit	Name	Reset	Access	Description
31:0	TOP	0x0000FFFF	RWH	Counter Top Value
	These bits hold the To	OP value for the	counter.	

20.5.9 TIMERn_TOPB - Counter Top Value Buffer Register

Offset															Bi	t Po	siti	on														
0x020	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	5	4	က	2	_	0
Reset																	000000000000000000000000000000000000000															
Access																2	<u>}</u>															
Name																	0 D															

Bit	Name	Reset	Access	Description
31:0	TOPB	0x00000000	RW	Counter Top Value Buffer
	These bits hold the TO	OP buffer value.		

20.5.10 TIMERn_CNT - Counter Value Register

Offset													Bit	t Po	sitio	on															
0x024	33	29	28	27	25	24	23	22	21	20	19	9	17	16	15	14	13	12	7	10	0	00	7	ی	יי	, ,	4	က	7	- (0
Reset			·											Oxooooooxo													·				
Access														RWH	- - -																
Name														L	5																
Bit	Name				Re	set			Acc	cess	s D)esc	cript	tion																	
31:0	CNT				0x0	0000	000	0	RW	Ή	C	ou	nter	Val	ue																
	These	bits I	nold t	the co	ounte	r val	lue.																								

20.5.11 TIMERn_LOCK - TIMER Configuration Lock Register

Offset															Bi	t Po	siti	on														
0x02C	31	30	29	28	27	26	25	24	23	22	21	20	19	8	17	16	15	4	13	12	7	10	6	8	7	9	5	4	က	2	_	0
Reset	000000 HA															nnnnxn																
Access																								i	I M Y							
Name																									IIMEKLOCKKEY							

Bit	Name	Reset	Access	Description
31:16	Reserved	To ensure co	ompatibility	with future devices, always write bits to 0. More information in 1.2 Conven-
15:0	TIMERLOCKKEY	0x0000	RWH	Timer Lock Kev

Write any other value than the unlock code to lock TIMERn_CTRL, TIMERn_CMD, TIMERn_TOP, TIMERn_CNT, TIMERn_CCx_CTRL and TIMERn_CCx_CCV from editing. Write the unlock code to unlock. When reading the register, bit 0 is set when the lock is enabled.

Read Operation		
UNLOCKED 0		TIMER registers are unlocked
LOCKED 1		TIMER registers are locked
Write Operation		
LOCK 0		Lock TIMER registers
UNLOCK 0x	xCE80	Unlock TIMER registers

20.5.12 TIMERn_ROUTEPEN - I/O Routing Pin Enable Register

Offset															Bi	t Po	siti	on														
0x030	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	ω	7	9	2	4	က	2	_	0
Reset					'									•								0	0	0		•			0	0	0	0
Access																						₩ W	RW	₽					₽	₽	₽	R W
Name																						CDTI2PEN	CDTI1PEN	CDTIOPEN					CC3PEN	CC2PEN	CC1PEN	CCOPEN

Bit	Name	Reset	Access	Description							
31:11	Reserved	To ensure o	ompatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-							
10	CDTI2PEN	0	RW	CC Channel 2 Complementary Dead-Time Insertion Pin Enable							
	Enable/disable CC	channel 2 comp	lementary de	ead-time insertion output connection to pin.							
9	CDTI1PEN	0	RW	CC Channel 1 Complementary Dead-Time Insertion Pin Enable							
	Enable/disable CC	channel 1 comp	lementary de	ead-time insertion output connection to pin.							
8	CDTI0PEN	0	RW	CC Channel 0 Complementary Dead-Time Insertion Pin Enable							
	Enable/disable CC	channel 0 comp	lementary de	ead-time insertion output connection to pin.							
7:4	Reserved	To ensure o	ompatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-							
3	CC3PEN	0	RW	CC Channel 3 Pin Enable							
	Enable/disable CC	C channel 3 outpu	ıt/input conne	ection to pin.							
2	CC2PEN	0	RW	CC Channel 2 Pin Enable							
	Enable/disable CC	channel 2 outpu	ıt/input conne	ection to pin.							
1	CC1PEN	0	RW	CC Channel 1 Pin Enable							
	Enable/disable CC	isable CC channel 1 output/input connection to pin.									
0	CC0PEN	0	RW	CC Channel 0 Pin Enable							
	Enable/disable CC Channel 0 output/input connection to pin.										

20.5.13 TIMERn_ROUTELOC0 - I/O Routing Location Register

Offset		Bit Position																																	
0x034	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	∞	7	9	5	4	က	7	_	0			
Reset					0	nxn						00×0			00×0									•		00×0									
Access					<u>}</u>	<u>}</u>					RW			RW										2	<u>}</u>							S N			
Name					70	ر					CC2LOC								2								20102)							

Name		CC3FC				CC2LC		CC1LC		CCOLC
Bit	Name		Reset		Access	Description	1			
31:30	Reserv	red	To ensu	ıre com	patibility v	vith future dev	rices, alv	ways write bits to 0. Mo	re inform	nation in 1.2 Conven-
29:24	CC3LC	C	0x00		RW	I/O Location	n			
	Decide	s the location o	of the CC	3 pin.						
	Value		Mode			Description				
	0		LOC0			Location 0				
	1		LOC1			Location 1				
	2		LOC2			Location 2				
	3		LOC3			Location 3				
	4		LOC4			Location 4				
	5		LOC5			Location 5				
	6		LOC6			Location 6				
	7		LOC7			Location 7				
	8		LOC8			Location 8				
	9		LOC9			Location 9				
	10		LOC10			Location 10				
	11		LOC11			Location 11				
	12		LOC12			Location 12				
	13		LOC13			Location 13				
	14		LOC14			Location 14				
	15		LOC15			Location 15				
	16		LOC16			Location 16				
	17		LOC17			Location 17				
	18		LOC18			Location 18				
	19		LOC19			Location 19				
	20		LOC20			Location 20				
	21		LOC21			Location 21				
	22		LOC22			Location 22				

Bit	Name	Reset Acces	ss Description											
	23	LOC23	Location 23											
	24	LOC24	Location 24											
	25	LOC25	Location 25											
	26	LOC26	Location 26											
	27	LOC27	Location 27											
	28	LOC28	Location 28											
	29	LOC29	Location 29											
	30	LOC30	Location 30											
	31	LOC31	Location 31											
23:22	Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions													
21:16	CC2LOC 0x00 RW I/O Location													
	Decides the locatio	n of the CC2 pin.												
	Value	Mode	Description											
	0	LOC0	Location 0											
	1	LOC1	Location 1											
	2	LOC2	Location 2											
	3	LOC3	Location 3											
	4	LOC4	Location 4											
	5	LOC5	Location 5											
	6	LOC6	Location 6											
	7	LOC7	Location 7											
	8	LOC8	Location 8											
	9	LOC9	Location 9											
	10	LOC10	Location 10											
	11	LOC11	Location 11											
	12	LOC12	Location 12											
	13	LOC13	Location 13											
	14	LOC14	Location 14											
	15	LOC15	Location 15											
	16	LOC16	Location 16											
	17	LOC17	Location 17											
	18	LOC18	Location 18											
	19	LOC19	Location 19											
	20	LOC20	Location 20											
	21	LOC21	Location 21											
	22	LOC22	Location 22											

Bit	Name	Reset	Access	Description									
	23	LOC23		Location 23									
	24	LOC24		Location 24									
	25	LOC25		Location 25									
	26	LOC26		Location 26									
	27	LOC27		Location 27									
	28	LOC28		Location 28									
	29	LOC29		Location 29									
	30	LOC30		Location 30									
	31	LOC31		Location 31									
15:14	Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Convetions												
13:8	CC1LOC	0x00	RW	I/O Location									
	Decides the loc	ation of the CC1 pin.											
	Value	Mode		Description									
	0	LOC0		Location 0									
	1	LOC1		Location 1									
	2	LOC2		Location 2									
	3	LOC3		Location 3									
	4	LOC4		Location 4									
	5	LOC5		Location 5									
	6	LOC6		Location 6									
	7	LOC7		Location 7									
	8	LOC8		Location 8									
	9	LOC9		Location 9									
	10	LOC10		Location 10									
	11	LOC11		Location 11									
	12	LOC12		Location 12									
	13	LOC13		Location 13									
	14	LOC14		Location 14									
	15	LOC15		Location 15									
	16	LOC16		Location 16									
	17	LOC17		Location 17									
	18	LOC18		Location 18									
	19	LOC19		Location 19									
	20	LOC20		Location 20									
	21	LOC21		Location 21									
	22	LOC22		Location 22									

Bit	Name	Reset	Access	Description								
	23	LOC23		Location 23								
	24	LOC24		Location 24								
	25	LOC25		Location 25								
	26	LOC26		Location 26								
	27	LOC27		Location 27								
	28	LOC28		Location 28								
	29	LOC29		Location 29								
	30	LOC30		Location 30								
	31	LOC31		Location 31								
7:6	Reserved	To ensure co	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-								
5:0	CC0LOC	0x00	RW	I/O Location								
	Decides the loc	ation of the CC0 pin.										
	Value	Mode		Description								
	0	LOC0		Location 0								
	1	LOC1		Location 1								
	2	LOC2		Location 2								
	3	LOC3		Location 3								
	4	LOC4		Location 4								
	5	LOC5		Location 5								
	6	LOC6		Location 6								
	7	LOC7		Location 7								
	8	LOC8		Location 8								
	9	LOC9		Location 9								
	10	LOC10		Location 10								
	11	LOC11		Location 11								
	12	LOC12		Location 12								
	13	LOC13		Location 13								
	14	LOC14		Location 14								
	15	LOC15		Location 15								
	16	LOC16		Location 16								
	17	LOC17		Location 17								
	18	LOC18		Location 18								
	19	LOC19		Location 19								
	20	LOC20		Location 20								
	21	LOC21		Location 21								
	22	LOC22		Location 22								

Name	Reset	Access	Description
23	LOC23		Location 23
24	LOC24		Location 24
25	LOC25		Location 25
26	LOC26		Location 26
27	LOC27		Location 27
28	LOC28		Location 28
29	LOC29		Location 29
30	LOC30		Location 30
31	LOC31		Location 31

20.5.14 TIMERn_ROUTELOC2 - I/O Routing Location Register

Offset	Bit Position																											
0x03C	31 30 30 29 29 27 26 27 27 28 29 29 20 20 20 20 20 20 20 20 20 20 20 20 20				22	21	20	19	9	17	16	15	4	13	12	7	10	6	8	7	9	5	4	က	2	_	0	
Reset			•									0000											00×0					
Access						W.						ZW.										i	≩ Y					
Name										CDIIZEOC							F C	CDIIICOC							- 1	CDIIICOC		

Bit	Name	Reset	Access	Description
31:22	Reserved	To ensure cor tions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
21:16	CDTI2LOC	0x00	RW	I/O Location

Decides the location of the CDTI2 pin.

Value	Mode	Description
0	LOC0	Location 0
1	LOC1	Location 1
2	LOC2	Location 2
3	LOC3	Location 3
4	LOC4	Location 4
5	LOC5	Location 5
6	LOC6	Location 6
7	LOC7	Location 7
8	LOC8	Location 8
9	LOC9	Location 9
10	LOC10	Location 10
11	LOC11	Location 11
12	LOC12	Location 12
13	LOC13	Location 13
14	LOC14	Location 14
15	LOC15	Location 15
16	LOC16	Location 16
17	LOC17	Location 17
18	LOC18	Location 18
19	LOC19	Location 19
20	LOC20	Location 20
21	LOC21	Location 21
22	LOC22	Location 22

Bit	Name	Reset Acco	ess Description								
	23	LOC23	Location 23								
	24	LOC24	Location 24								
	25	LOC25	Location 25								
	26	LOC26	Location 26								
	27	LOC27	Location 27								
	28	LOC28	Location 28								
	29	LOC29	Location 29								
	30	LOC30	Location 30								
	31	LOC31	Location 31								
15:14	Reserved	To ensure compatibitions	lity with future devices, always write bits to 0. More information in 1.2 Conven-								
13:8	CDTI1LOC	0x00 RW	I/O Location								
	Decides the location	of the CDTI1 pin.									
	Value	Mode	Description								
	0	LOC0	Location 0								
	1	LOC1	Location 1								
	2	LOC2	Location 2								
	3	LOC3	Location 3								
	4	LOC4	Location 4								
	5	LOC5	Location 5								
	6	LOC6	Location 6								
	7	LOC7	Location 7								
	8	LOC8	Location 8								
	9	LOC9	Location 9								
	10	LOC10	Location 10								
	11	LOC11	Location 11								
	12	LOC12	Location 12								
	13	LOC13	Location 13								
	14	LOC14	Location 14								
	15	LOC15	Location 15								
	16	LOC16	Location 16								
	17	LOC17	Location 17								
	18	LOC18	Location 18								
	19	LOC19	Location 19								
	20	LOC20	Location 20								
	21	LOC21	Location 21								
	22	LOC22	Location 22								

Bit	Name	Reset Access	s Description
	23	LOC23	Location 23
	24	LOC24	Location 24
	25	LOC25	Location 25
	26	LOC26	Location 26
	27	LOC27	Location 27
	28	LOC28	Location 28
	29	LOC29	Location 29
	30	LOC30	Location 30
	31	LOC31	Location 31
7:6	Reserved	To ensure compatibility tions	with future devices, always write bits to 0. More information in 1.2 Conven-
5:0	CDTI0LOC	0x00 RW	I/O Location
	Decides the locati	on of the CDTI0 pin.	
	Value	Mode	Description
	0	LOC0	Location 0
	1	LOC1	Location 1
	2	LOC2	Location 2
	3	LOC3	Location 3
	4	LOC4	Location 4
	5	LOC5	Location 5
	6	LOC6	Location 6
	7	LOC7	Location 7
	8	LOC8	Location 8
	9	LOC9	Location 9
	10	LOC10	Location 10
	11	LOC11	Location 11
	12	LOC12	Location 12
	13	LOC13	Location 13
	14	LOC14	Location 14
	15	LOC15	Location 15
	16	LOC16	Location 16
	17	LOC17	Location 17
	18	LOC18	Location 18
	19	LOC19	Location 19
	20	LOC20	Location 20
	21	LOC21	Location 21
	22	LOC22	Location 22

t	Name	Reset	Access	Description
	23	LOC23		Location 23
	24	LOC24		Location 24
	25	LOC25		Location 25
	26	LOC26		Location 26
	27	LOC27		Location 27
	28	LOC28		Location 28
	29	LOC29		Location 29
	30	LOC30		Location 30
	31	LOC31		Location 31

20.5.15 TIMERn_CCx_CTRL - CC Channel Control Register

Offset															Bi	t Po	siti	on														
0x060	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	ဝ	80	7	9	2	4	က	2	_	0
Reset		0	0	0	Ş	e e	Ş	e X		•		•		Š	e X				Š	e X	Š	3	Š	Š				0		0	2	2
Access		₩ M	Ŋ.	Z.	2	<u>}</u>	2	<u>}</u>						2	À Ľ				2	À Ľ	Š	Ž	Š	<u>}</u>				₩ M		RW	Š	<u>^</u>
Name		FILT	INSEL	PRSCONF) >	[_						ם ממממ	PRSSEL				5	T 0 0 0	\ C							COIST		OUTINV	ПСОМ	<u>м</u>

		<u> </u>		
Bit	Name	Reset	Access	Description
31	Reserved	To ensure com tions	patibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
30	FILT	0	RW	Digital Filter
	Enable digital filter.			
	Value	Mode		Description
	0	DISABLE		Digital filter disabled
	1	ENABLE		Digital filter enabled
29	INSEL	0	RW	Input Selection
	Select Compare/Cap	ture channel inpu	ıt.	
	Value	Mode		Description
	0	PIN		TIMERnCCx pin is selected
	1	PRS		PRS input (selected by PRSSEL) is selected
28	PRSCONF	0	RW	PRS Configuration
	Select PRS pulse or I	level.		
	Value	Mode		Description
	0	PULSE		Each CC event will generate a one HFPERCLK cycle high pulse
	1	LEVEL		The PRS channel will follow CC out
27:26	ICEVCTRL	0x0	RW	Input Capture Event Control
	These bits control wh every capture.	en a Compare/C	apture PR	S output pulse and interrupt flag is set. DMA request however is set on
	Value	Mode		Description
	0	EVERYEDGE		PRS output pulse and interrupt flag set on every capture
	1	EVERYSECON	NDEDGE	PRS output pulse and interrupt flag set on every second capture
	2	RISING		PRS output pulse and interrupt flag set on rising edge only (if ICEDGE = BOTH)
	3	FALLING		PRS output pulse and interrupt flag set on falling edge only (if ICEDGE = BOTH)

Bit	Name	Reset	Access	Description
25:24	ICEDGE	0x0	RW	Input Capture Edge Select
	These bits control wh	nich edges the ed	lge detecto	or triggers on. The output is used for input capture and external clock input.
	Value	Mode		Description
	0	RISING		Rising edges detected
	1	FALLING		Falling edges detected
	2	вотн		Both edges detected
	3	NONE		No edge detection, signal is left as it is
23:20	Reserved	To ensure contions	npatibility w	vith future devices, always write bits to 0. More information in 1.2 Conven-
19:16	PRSSEL	0x0	RW	Compare/Capture Channel PRS Input Channel Selection
	Select PRS input cha	nnel for Compar	e/Capture	channel.
	Value	Mode		Description
	0	PRSCH0		PRS Channel 0 selected as input
	1	PRSCH1		PRS Channel 1 selected as input
	2	PRSCH2		PRS Channel 2 selected as input
	3	PRSCH3		PRS Channel 3 selected as input
	4	PRSCH4		PRS Channel 4 selected as input
	5	PRSCH5		PRS Channel 5 selected as input
	6	PRSCH6		PRS Channel 6 selected as input
	7	PRSCH7		PRS Channel 7 selected as input
	8	PRSCH8		PRS Channel 8 selected as input
	9	PRSCH9		PRS Channel 9 selected as input
	10	PRSCH10		PRS Channel 10 selected as input
	11	PRSCH11		PRS Channel 11 selected as input
15:14	Reserved	To ensure contions	npatibility w	with future devices, always write bits to 0. More information in 1.2 Conven-
13:12	CUFOA	0x0	RW	Counter Underflow Output Action
	Select output action	on counter under	flow.	
	Value	Mode		Description
	0	NONE		No action on counter underflow
	1	TOGGLE		Toggle output on counter underflow
	2	CLEAR		Clear output on counter underflow
	3	SET		Set output on counter underflow
11:10	COFOA	0x0	RW	Counter Overflow Output Action
	Select output action of	on counter overflo	OW.	
	Value	Mode		Description

D14				
Bit	Name	Reset	Access	Description
	0	NONE		No action on counter overflow
	1	TOGGLE		Toggle output on counter overflow
	2	CLEAR		Clear output on counter overflow
	3	SET		Set output on counter overflow
9:8	CMOA	0x0	RW	Compare Match Output Action
	Select output acti	ion on compare matcl	h.	
	Value	Mode		Description
	0	NONE		No action on compare match
	1	TOGGLE		Toggle output on compare match
	2	CLEAR		Clear output on compare match
	3	SET		Set output on compare match
7:5	Reserved	To ensure com tions	patibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
7:5	Reserved		RW	with future devices, always write bits to 0. More information in 1.2 Conven- Compare Output Initial State
	COIST This bit is only us high when the co	0 sed in Output Compar	RW re and PW en countir	Compare Output Initial State VM mode. When this bit is set in Compare or PWM mode, the output is set no resumes, this value will represent the initial value for the output. If the bit
	COIST This bit is only us high when the co	tions 0 sed in Output Comparunter is disabled. When the trut will be cleared when the trut will	RW re and PV en countir	Compare Output Initial State VM mode. When this bit is set in Compare or PWM mode, the output is set no resumes, this value will represent the initial value for the output. If the bit
4	COIST This bit is only us high when the co is cleared, the ou	tions 0 sed in Output Comparunter is disabled. Whetput will be cleared w	RW re and PV en countir	Compare Output Initial State VM mode. When this bit is set in Compare or PWM mode, the output is set no resumes, this value will represent the initial value for the output. If the bit ounter is disabled.
3	COIST This bit is only us high when the co is cleared, the ou Reserved OUTINV	tions 0 sed in Output Comparunter is disabled. Whetput will be cleared w To ensure comparitions 0	RW re and PW en countir hen the co	Compare Output Initial State VM mode. When this bit is set in Compare or PWM mode, the output is set in gresumes, this value will represent the initial value for the output. If the bit ounter is disabled. with future devices, always write bits to 0. More information in 1.2 Conven-
3	COIST This bit is only us high when the co is cleared, the ou Reserved OUTINV	tions 0 sed in Output Comparunter is disabled. Whetput will be cleared w To ensure comparitions 0	RW re and PW en countir hen the co	Compare Output Initial State VM mode. When this bit is set in Compare or PWM mode, the output is set in gresumes, this value will represent the initial value for the output. If the bit ounter is disabled. with future devices, always write bits to 0. More information in 1.2 Conventional Co
3 2	COIST This bit is only us high when the co is cleared, the ou Reserved OUTINV Setting this bit inv	tions 0 sed in Output Comparunter is disabled. Whitput will be cleared w To ensure comptions 0 verts the output from the	RW re and PV en countir then the co enpatibility v RW the CC ch	Compare Output Initial State VM mode. When this bit is set in Compare or PWM mode, the output is set in gresumes, this value will represent the initial value for the output. If the bit ounter is disabled. with future devices, always write bits to 0. More information in 1.2 Conventional Compare (Output Invertional Compare, PWM). CC Channel Mode
3 2	COIST This bit is only us high when the co is cleared, the ou Reserved OUTINV Setting this bit inv	tions 0 sed in Output Comparunter is disabled. Whetput will be cleared we to ensure comparitions 0 verts the output from to the comparition of the comparities the output from the comparities of the com	RW re and PV en countir then the co enpatibility v RW the CC ch	Compare Output Initial State VM mode. When this bit is set in Compare or PWM mode, the output is set in gresumes, this value will represent the initial value for the output. If the bit ounter is disabled. with future devices, always write bits to 0. More information in 1.2 Conventional Compare (Output Invertional Compare, PWM). CC Channel Mode
3 2	COIST This bit is only us high when the co is cleared, the ou Reserved OUTINV Setting this bit inv MODE These bits select	tions 0 sed in Output Comparunter is disabled. Whitput will be cleared w To ensure comparisons 0 verts the output from to 0x0 the mode for Comparisons	RW re and PV en countir then the co enpatibility v RW the CC ch	Compare Output Initial State VM mode. When this bit is set in Compare or PWM mode, the output is set ing resumes, this value will represent the initial value for the output. If the bit ounter is disabled. With future devices, always write bits to 0. More information in 1.2 Conventional Industry Conventional Industry Output Invertigating (Output compare, PWM). CC Channel Mode e channel.
3 2	COIST This bit is only us high when the co is cleared, the ou Reserved OUTINV Setting this bit inv MODE These bits select Value	tions 0 sed in Output Comparunter is disabled. Whetput will be cleared we to ensure comparitions 0 verts the output from to 0x0 the mode for Comparitions	RW re and PV en countir then the co rpatibility v RW the CC ch RW re/Capture	Compare Output Initial State VM mode. When this bit is set in Compare or PWM mode, the output is set ing resumes, this value will represent the initial value for the output. If the bit ounter is disabled. with future devices, always write bits to 0. More information in 1.2 Conventional Invertional (Output compare, PWM). CC Channel Mode e channel. Description
3 2	COIST This bit is only us high when the co is cleared, the ou Reserved OUTINV Setting this bit inv MODE These bits select Value 0	tions 0 sed in Output Comparunter is disabled. Whetput will be cleared we to ensure comparisons 0 verts the output from to 0x0 the mode for Comparisons Mode OFF	RW re and PV en countir then the co rpatibility v RW the CC ch RW re/Capture	Compare Output Initial State VM mode. When this bit is set in Compare or PWM mode, the output is set in gresumes, this value will represent the initial value for the output. If the bit ounter is disabled. with future devices, always write bits to 0. More information in 1.2 Conventional Compare (Output compare, PWM). CC Channel Mode e channel. Description Compare/Capture channel turned off

20.5.16 TIMERn_CCx_CCV - CC Channel Value Register (Actionable Reads)

Offset															Bi	t Po	siti	on														
0x064	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	∞	7	9	5	4	က	7	_	0
Reset																000000000000000000000000000000000000000	000000000000000000000000000000000000000															
Access																																
Name																2	<u>}</u>															

Bit	Name	Reset	Access	Description
31:0	CCV	0x00000000	RWH	CC Channel Value

In input capture mode, this field holds the first unread capture value. When reading this register in input capture mode, the contents of the TIMERn_CCx_CCVB register will be written to TIMERn_CCx_CCV in the next cycle. In compare mode, this fields holds the compare value.

20.5.17 TIMERn_CCx_CCVP - CC Channel Value Peek Register

Offset	Bit Position
0x068	31 31 32 33 33 33 34 35 36 36 36 36 36 36 36 36 36 36 36 36 36
Reset	00000000×0
Access	~
Name	CCVP

Bit	Name	Reset	Access	Description
31:0	CCVP	0x00000000	R	CC Channel Value Peek

This field is used to read the CC value without pulling data through the FIFO in capture mode.

20.5.18 TIMERn_CCx_CCVB - CC Channel Buffer Register

Offset															Bi	t Po	siti	on														
0x06C	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	1	10	6	∞	7	9	5	4	က	2	_	0
Reset																00000000	000000000000000000000000000000000000000															
Access																																
Name																																

Bit	Name	Reset	Access	Description
31:0	CCVB	0x00000000	RWH	CC Channel Value Buffer

In Input Capture mode, this field holds the last capture value if the TIMERn_CCx_CCV register already contains an earlier unread capture value. In Output Compare or PWM mode, this field holds the CC buffer value which will be written to TIMERn_CCx_CCV on an update event if TIMERn_CCx_CCVB contains valid data.

20.5.19 TIMERn DTCTRL - DTI Control Register

20.5.19	TIME	Rn_	DT	CTF	RL -	DT	I Co	ntro	l Re	gis	ter																					
Offset															В	it F	Posit	tion														
0x0A0	31	30	23	28	27	26	25	24	23	22	21	20	10	5 6	17	9	5 5	4	13	12	7	10	6	80	7	9	5	4	က	2	_	
Reset								0														0	0				000		0	0	0	
Access								§ S														<u>₹</u>	S.				§ N		§ S	\ \ \ \ \ \	<u>₹</u>	
Name								DTPRSEN														DTFATS	DTAR				DTPRSSEL		DTCINV	DTIPOL	DTDAS	
Bit	Nar	ne					Re	set			Ac	ces	s	De	scri	otic	on															
31:25	Res	serve	ed				To tio		ure	com	pati	ibilit	уи	vith f	uture	e de	evice	es, al	way	/S W	rite t	oits t	o 0.	Мо	re in	for	mati	on ii	n 1.2	? Co	nve	n-
24	DTI	PRS	ΕN				0				RV	V		DT	I PR	s s	Sour	ce E	nak	ole												
	Ena	able/	disa	able	PR	S a	s D	ΓI in	out.																							
23:11	Res	serve	ed				To tio		ure	com	pati	ibilit	у и	vith f	uture	e de	evice	es, al	way	/S W	rite t	oits t	o 0.	Мо	re in	for	mati	on ii	n 1.2	? Co	nve	n·
10	DTI	-ATS	3				0				RV	V		DT	l Fa	ılt	Acti	on o	n T	ime	r Sto	р										
	whe		TAI	R is	als	o se	et, D										ogran cha															
9	DTA	٩R					0				RV	V		DT	I Alv	vay	ys Rı	un														
	whe		in	put	sou												0 to HFPI															
8	Res	serve	ed				To tio		ure	com	pati	ibilit	уи	vith f	uture	e de	evice	es, al	way	/S W	rite l	oits t	o 0.	Мо	re in	for	mati	on ii	n 1.2	? Co	nve	n-
7:4	DTI	PRS	SE	L			0x	0			RV	V		DT	I PR	s s	Sour	ce C	har	nnel	Sel	ect										
	Sel	ects	wh	ich	PRS	S ch	ann	el co	mp	are (chai	nnel	0	will I	isten	to).															
	Valu	ле					Мс	ode						De	scrip	tio	n															
	0						PF	RSCI	H0					PR	S CI	nar	nnel () sel	ecte	ed a	s inp	ut										
	1						PF	RSCI	- 11					PR	S CI	nar	nnel '	1 sel	ecte	ed a	s inp	ut										
	2						PF	RSCI	1 2					PR	S CI	nar	nnel 2	2 sel	ecte	ed a	s inp	ut										
	3						PF	RSCI	- 13					PR	S CI	nar	nnel (3 sel	ecte	ed a	s inp	ut										
	4						PF	RSCI	- 14					PR	S CI	nar	nnel 4	4 sel	ecte	ed a	s inp	ut										

PRS Channel 5 selected as input

PRS Channel 6 selected as input

PRS Channel 7 selected as input

PRS Channel 8 selected as input

PRS Channel 9 selected as input

PRS Channel 10 selected as input

PRS Channel 11 selected as input

PRSCH5

PRSCH6

PRSCH7

PRSCH8

PRSCH9

PRSCH10

PRSCH11

5

6

7

8

9

10

11

Bit	Name	Reset	Access	Description								
3	DTCINV	0	RW	DTI Complementary Output Invert								
	Set to invert comple	mentary outputs										
2	DTIPOL	0	RW	DTI Inactive Polarity								
	Set inactive polarity											
1	DTDAS	0	RW	DTI Automatic Start-up Functionality								
	Configure DTI restar	rt on debugger e	xit.									
	Value	Mode		Description								
	0	NORESTAR	-	No DTI restart on debugger exit								
	1	RESTART		DTI restart on debugger exit								
0	DTEN	0	RW	DTI Enable								
	Enable/disable DTI.											

20.5.20 TIMERn_DTTIME - DTI Time Control Register

Offset				Bit Po	sition												
0x0A4	330 23 28 27 28 27 28	2 23 24 25 25 25 25 25	5 20 2	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	5 4	8 8 6 10 17 17 13	7 6 4	8 7 - 0									
Reset				00×00		00×0		0×0									
Access				W		RW 0		N N									
Name				DTFALLT		DTRISET		DTPRESC									
Bit	Name	Reset	Access	Description													
31:22	Reserved	To ensure con tions	npatibility v	vith future dev	rices, alv	ways write bits to 0. Mo	re information in	1.2 Conven-									
21:16	DTFALLT	0x00	RW	DTI Fall-tim	е												
	Set time span for the	falling edge.															
	Value			Description													
	DTFALLT			Fall time of DTFALLT+1 prescaled HFPERCLK cycles													
15:14	Reserved	To ensure contions	npatibility v	vith future dev	rices, al	ways write bits to 0. Mo	re information in	1.2 Conven-									
13:8	DTRISET	0x00	RW	DTI Rise-tin	ne												
	Set time span for the	rising edge.															
	Value			Description													
	DTRISET			Rise time of	DTRIS	ET+1 prescaled HFPER	RCLK cycles										
7:4	Reserved	To ensure contions	npatibility v	vith future dev	rices, al	ways write bits to 0. Mo	re information in	1.2 Conven-									
3:0	DTPRESC	0x0	RW	DTI Prescal	er Setti	ng											
	Select prescaler for D	DTI.															
	Value	Mode		Description													
	0	DIV1		The HFPER	CLK is	undivided											
	1	DIV2		The HFPER	CLK is	divided by 2											
	2	DIV4		The HFPER	CLK is	divided by 4											
	3	DIV8		The HFPER	CLK is	divided by 8											
	4	DIV16				divided by 16											
	5	DIV32				divided by 32											
	6	DIV64				divided by 64											
	7	DIV128				divided by 128											
	8	DIV256				divided by 256											
	9	DIV512				divided by 512											
	10	DIV1024		The HFPER	CLK is	divided by 1024											

Bit Name Reset Access Description

20.5.21 TIMERn_DTFC - DTI Fault Configuration Register

Offset												Bit P	os	itio	n												
0x0A8	30 33 28 28	27	26	25	24	23	22	27	20	19	8	16	: ;	15	4	5	12	7	9 9	n	_	9	2	4	က	2	- 0
Reset		0	0	0	0							0x0							0%							2) }
Access		Z.	\ \ \ \ \ \	Z.	\ N							AS N							Z.							<u> </u>	
Name		DTLOCKUPFEN	DTDBGFEN	DTPRS1FEN	DTPRS0FEN							DTFA							DTPRS1FSEL							TABBOOECE.	
Bit	Name			Re	set		,	Acc	ess	s D)esc	criptio	n														
31:28	Reserved			To tio		ure co	отр	atib	ility	with	n fut	ture de	vic	es,	alw	/ays	wri	te b	its to	0. Mo	re ii	nfor	matio	on ir	1	2 Coi	nven-
27	DTLOCKUPFE	ΞN		0				RW		D	TII	Locku	рF	-au	lt E	nab	le										
	Set this bit to	1 to	enal	ole c	ore	locku	ıp as	s a f	ault	t sou	ırce)															
26	DTDBGFEN			0				RW		D	TI I	Debug	ge	er Fa	ault	En	able	•									
	Set this bit to	1 to	enat	ole c	lebu	gger	as a	a fau	ılt s	ourc	е																
25	DTPRS1FEN			0			-	RW		D	TI I	PRS 1	Fa	ault	Ena	able	•										
	Set this bit to	1 to	enat	ole F	PRS	sour	ce 1	(PR	S c	han	nel	detern	nin	ed b	уΣ	TPI	RS1	FSI	EL) as	a fa	ult s	our	се				
24	DTPRS0FEN			0			1	RW		D	TI I	PRS 0	Fa	ault	Ena	able	•										
	Set this bit to	1 to	enat																								
23:18	Reserved			To tio		ure co	отр	atib	ility	ity with future devices, always write bits to 0. More information in 1.2 Conven-												nven-					
17:16	DTFA			0x0)			RW		DTI Fault Action																	
	Select fault ac	tion																									
	Value			Мо	de					С)esc	cription	1														
	0			NC	NE					Ν	lo a	ction o	n t	fault	t												
	1			INA	ACT	VE				S	Set o	outputs	in	acti	ve												
	2			CL	EAF					C	lea	r outp	uts														
	3			TR	ISTA	ATE				Т	rista	ate out	pu	ts													
15:12	Reserved			To tion		ure co	отр	atib	ility	with	ı fut	ture de	vic	ces,	alw	/ays	wri	te b	its to	0. Mo	re ii	nfor	matio	on ir	1	2 Coi	nven-
11:8	DTPRS1FSEL			0x0)			RW		D	TI I	PRS F	au	It S	our	ce 1	1 Se	lec	t								
	Select PRS ch	ann	el fo	r faı	ult so	ource	1.																				
	Value			Мо	de					С)esc	cription	1														
	0			PR	SCF	10				F	PRS	Chan	nel	0 s	ele	cted	l as	faul	t soui	ce 1							
	1			PR	SCF	1 1				F	PRS	Chan	nel	1 s	ele	cted	l as	faul	t soui	ce 1							
	2 PRSCH2										PRS	Chan	nel	2 s	ele	cted	las	faul	lt soui	ce 1							

Bit	Name	Reset Access	Description
	3	PRSCH3	PRS Channel 3 selected as fault source 1
	4	PRSCH4	PRS Channel 4 selected as fault source 1
	5	PRSCH5	PRS Channel 5 selected as fault source 1
	6	PRSCH6	PRS Channel 6 selected as fault source 1
	7	PRSCH7	PRS Channel 7 selected as fault source 1
	8	PRSCH8	PRS Channel 8 selected as fault source 1
	9	PRSCH9	PRS Channel 9 selected as fault source 1
	10	PRSCH10	PRS Channel 10 selected as fault source 1
	11	PRSCH11	PRS Channel 11 selected as fault source 1
7:4	Reserved	To ensure compatibility tions	with future devices, always write bits to 0. More information in 1.2 Conven-
3:0	DTPRS0FSEL	0x0 RW	DTI PRS Fault Source 0 Select
	Select PRS channe	el for fault source 0.	
	Value	Mode	Description
	0	PRSCH0	PRS Channel 0 selected as fault source 0
	1	PRSCH1	PRS Channel 1 selected as fault source 1
	2	PRSCH2	PRS Channel 2 selected as fault source 2
	_		
	3	PRSCH3	PRS Channel 3 selected as fault source 3
	4	PRSCH3 PRSCH4	PRS Channel 3 selected as fault source 3 PRS Channel 4 selected as fault source 4
	4	PRSCH4	PRS Channel 4 selected as fault source 4
	5	PRSCH4 PRSCH5	PRS Channel 4 selected as fault source 4 PRS Channel 5 selected as fault source 5
	5 6	PRSCH4 PRSCH5 PRSCH6	PRS Channel 4 selected as fault source 4 PRS Channel 5 selected as fault source 5 PRS Channel 6 selected as fault source 6
	4 5 6 7	PRSCH4 PRSCH5 PRSCH6 PRSCH7	PRS Channel 4 selected as fault source 4 PRS Channel 5 selected as fault source 5 PRS Channel 6 selected as fault source 6 PRS Channel 7 selected as fault source 7
	4 5 6 7 8	PRSCH4 PRSCH5 PRSCH6 PRSCH7 PRSCH8	PRS Channel 4 selected as fault source 4 PRS Channel 5 selected as fault source 5 PRS Channel 6 selected as fault source 6 PRS Channel 7 selected as fault source 7 PRS Channel 8 selected as fault source 8

20.5.22 TIMERn_DTOGEN - DTI Output Generation Enable Register

Offset	Bit Position				
0x0AC	33 30 30 30 30 30 30 30 30 30 30 30 30 3	ਹ 4	က	2	- 0
Reset		0 0	0	0	0 0
Access		W W	W.	RW	R W
Name		DTOGCDTI2EN DTOGCDTI1EN	DTOGCDTI0EN	TOGCC2	DTOGCC1EN DTOGCC0EN

Bit	Name	Reset	Access	Description
31:6	Reserved	To ensure cor tions	mpatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
5	DTOGCDTI2EN	0	RW	DTI CDTI2 Output Generation Enable
	This bit enables/disab	oles output gene	ration for the	ne CDTI2 output from the DTI.
4	DTOGCDTI1EN	0	RW	DTI CDTI1 Output Generation Enable
	This bit enables/disat	oles output gene	ration for the	ne CDTI1 output from the DTI.
3	DTOGCDTI0EN	0	RW	DTI CDTI0 Output Generation Enable
	This bit enables/disat	oles output gene	ration for the	ne CDTI0 output from the DTI.
2	DTOGCC2EN	0	RW	DTI CC2 Output Generation Enable
	This bit enables/disab	oles output gene	ration for the	ne CC2 output from the DTI.
1	DTOGCC1EN	0	RW	DTI CC1 Output Generation Enable
	This bit enables/disab	oles output gene	ration for t	ne CC1 output from the DTI.
0	DTOGCC0EN	0	RW	DTI CC0 Output Generation Enable
	This bit enables/disab	oles output gene	ration for t	ne CC0 output from the DTI.

20.5.23 TIMERn_DTFAULT - DTI Fault Register

Offset	Bit Position			
0x0B0	33 34 35 36 37 38 39 30 30 30 30 30 30 30 30 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 5 6 6 6 6 7 8 <th>8 2</th> <th>1 ←</th> <th>0</th>	8 2	1 ←	0
Reset		0 0	0	0
Access		<u>م</u> م	2 2	2
Name		DTLOCKUPF	튊	DTPRS0F

Bit	Name	Reset	Access	Description
31:4	Reserved	To ensure o	compatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
3	DTLOCKUPF	0	R	DTI Lockup Fault
	This bit is set to 1 be used to clear f	•	fault has occu	rred and DTLOCKUPFEN is set to 1. The TIMER0_DTFAULTC register can
2	DTDBGF	0	R	DTI Debugger Fault
	This bit is set to 1 used to clear faul		ult has occurre	ed and DTDBGFEN is set to 1. The TIMER0_DTFAULTC register can be
1	DTPRS1F	0	R	DTI PRS 1 Fault
	This bit is set to 1 used to clear faul		nas occurred	and DTPRS1FEN is set to 1. The TIMER0_DTFAULTC register can be
0	DTPRS0F	0	R	DTI PRS 0 Fault
	This bit is set to 1 used to clear faul		nas occurred	and DTPRS0FEN is set to 1. The TIMER0_DTFAULTC register can be

20.5.24 TIMERn_DTFAULTC - DTI Fault Clear Register

Offset															Bi	t Po	siti	on														
0x0B4	31	30	29	28	27	26	25	24	23	22	21	20	19	9	17	16	15	4	13	12	7	10	6	ω	7	9	2	4	က	2	_	0
Reset		'			'											'		'									'		0	0	0	0
Access																													W	W1	W	W1
Name																													TLOCKUPFC	DTDBGFC	DTPRS1FC	DTPRS0FC

Bit	Name	Reset	Access	Description
31:4	Reserved	To ensure o	compatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
3	TLOCKUPFC	0	W1	DTI Lockup Fault Clear
	Write 1 to this bit t	o clear core lock	up fault.	
2	DTDBGFC	0	W1	DTI Debugger Fault Clear
	Write 1 to this bit t	o clear debugge	r fault.	
1	DTPRS1FC	0	W1	DTI PRS1 Fault Clear
	Write 1 to this bit t	o clear PRS 1 fa	ult.	
0	DTPRS0FC	0	W1	DTI PRS0 Fault Clear
	Write 1 to this bit t	o clear PRS 0 fa	ult.	

20.5.25 TIMERn_DTLOCK - DTI Configuration Lock Register

Offset		Bit												t Po	Position																	
0x0B8	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	œ	7	9	5	4	က	7	_	0
Reset			1		1		1	ı	1	1		1		'				1	ı		•		ı		nannan							
Access																								ם, אום								
Name																								\ \ \ \ \	LOCAN							


Bit	Name	Reset	Access	Description
31:16	Reserved	To ensure co	ompatibility	with future devices, always write bits to 0. More information in 1.2 Conven-
15:0	LOCKKEY	0x0000	RWH	DTI Lock Key

Write any other value than the unlock code to lock TIMERn_ROUTE, TIMERn_DTCTRL, TIMERn_DTTIME and TIMERn_DTFC from editing. Write the unlock code to unlock. When reading the register, bit 0 is set when the lock is enabled.

Mode	Value	Description
Read Operation		
UNLOCKED	0	TIMER DTI registers are unlocked
LOCKED	1	TIMER DTI registers are locked
Write Operation		
LOCK	0	Lock TIMER DTI registers
UNLOCK	0xCE80	Unlock TIMER DTI registers

21. LETIMER - Low Energy Timer





Quick Facts

What?

The LETIMER is a down-counter that can keep track of time and output configurable waveforms. Running on a 32768 Hz clock, the LETIMER is available in EM0 Active, EM1 Sleep, EM2 Deep Sleep, and EM3 Stop.

Why?

The LETIMER can be used to provide repeatable waveforms to external components while remaining in EM2 Deep Sleep. It is well suited for applications such as metering systems or to provide more compare values than available in the RTC.

How?

With buffered repeat and top value registers, the LE-TIMER can provide glitch-free waveforms at frequencies up to 16 kHz. It can be coupled with RTC using PRS, allowing advanced time-keeping and wake-up functions in EM2 Deep Sleep and EM3 Stop

21.1 Introduction

The unique LETIMERTM, the Low Energy Timer, is a 16-bit timer that is available in energy mode EM0 Active, EM1 Sleep, EM2 Deep Sleep, and EM3 Stop. Because of this, it can be used for timing and output generation when most of the device is powered down, allowing simple tasks to be performed while the power consumption of the system is kept at an absolute minimum.

The LETIMER can be used to output a variety of waveforms with minimal software intervention. It can also be connected to the Real Time Counter (RTC) using PRS, and can be configured to start counting on compare matches from the RTC.

21.2 Features

- · 16-bit down count timer
- · 2 Compare match registers
- · Compare register 0 can be top timer top value
- · Compare registers can be double buffered
- · Double buffered 8-bit Repeat Register
- · Same clock source as the Real Time Counter
- · LETIMER can be triggered (started) by an RTC event via PRS or by software
- · LETIMER can be started, stopped, and/or cleared by PRS
- · 2 output pins can optionally be configured to provide different waveforms on timer underflow:
 - · Toggle output pin
 - Apply a positive pulse (pulse width of one LFACLK_{LETIMER} period)
 - PWM
- Interrupt on:
 - · Compare matches
 - Timer underflow
 - · Repeat done
- · Optionally runs during debug
- · PRS Output

21.3 Functional Description

An overview of the LETIMER module is shown in Figure 21.1 LETIMER Overview on page 715. The LETIMER is a 16-bit down-counter with two compare registers, LETIMERn_COMP0 and LETIMERn_COMP1. The LETIMERn_COMP0 register can optionally act as a top value for the counter. The repeat counter LETIMERn_REP0 allows the timer to count a specified number of times before it stops. Both the LETIMERn_COMP0 and LETIMERn_REP0 registers can be double buffered by the LETIMERn_COMP1 and LETIMERn REP1 registers to allow continuous operation. The timer can generate a single pin output, or two linked outputs.




Figure 21.1. LETIMER Overview

21.3.1 Timer

The timer is started by setting command bit START in LETIMERn_CMD, and stopped by setting the STOP command bit in the same register. RUNNING in LETIMERn_STATUS is set as long as the timer is running. The timer can also be started on external signals, such as a compare match from the Real Time Counter. If START and STOP are set at the same time, STOP has priority, and the timer will be stopped.

The timer value can be read using the LETIMERn_CNT register. The value can be written, and it can also be cleared by setting the CLEAR command bit in LETIMERn_CMD. If the CLEAR and START commands are issued at the same time, the timer will be cleared, then start counting at the top value.

21.3.2 Compare Registers

The LETIMER has two compare match registers, LETIMERn_COMP0 and LETIMERn_COMP1. Each of these compare registers are capable of generating an interrupt when the counter value LETIMERn_CNT becomes equal to their value. When LETIMERn_CNT becomes equal to the value of LETIMERn_COMP0, the interrupt flag COMP0 in LETIMERn_IF is set, and when LETIMERn_CNT becomes equal to the value of LETIMERn_COMP1, the interrupt flag COMP1 in LETIMERn_IF is set.

21.3.3 Top Value

If COMP0TOP in LETIMERn_CTRL is set, the value of LETIMERn_COMP0 acts as the top value of the timer, and LETIMERn_COMP0 is loaded into LETIMERn_CNT on timer underflow. If COMP0TOP is cleared to 0, the timer wraps around to 0xFFFF. The underflow interrupt flag UF in LETIMERn IF is set when the timer reaches zero.

21.3.3.1 Buffered Top Value

If BUFTOP in LETIMERn_CTRL is set, the value of LETIMERn_COMP0 is buffered by LETIMERn_COMP1. In this mode, the value of LETIMERn_COMP1 is loaded into LETIMERn_COMP0 every time LETIMERn_REP0 is about to decrement to 0. This can for instance be used in conjunction with the buffered repeat mode to generate continually changing output waveforms.

Write operations to LETIMERn COMP0 have priority over buffer loads.

21.3.3.2 Repeat Modes

By default, the timer wraps around to the top value or 0xFFFF on each underflow, and continues counting. The repeat counters can be used to get more control of the operation of the timer, including defining the number of times the counter should wrap around. Four different repeat modes are available, see Table 21.1 LETIMER Repeat Modes on page 716.

Table 21.1. LETIMER Repeat Modes

REPMODE	Mode	Description
0b00	Free-running	The timer runs until it is stopped.
0b01	One-shot	The timer runs as long as LETI- MERn_REP0 != 0. LETIMERn_REP0 is de- cremented at each timer underflow.
0b10	Buffered	The timer runs as long as LETI-MERn_REP0 != 0. LETIMERn_REP0 is decremented on each timer underflow. If LETIMERn_REP1 has been written, it is loaded into LETIMERn_REP0 when LETI-MERn_REP0 is about to be decremented to 0.
0b11	Double	The timer runs as long as LETI-MERn_REP0 != 0 or LETIMERn_REP1 != 0. Both LETIMERn_REP0 and LETI-MERn_REP1 are decremented at each timer underflow.

The interrupt flags REP0 and REP1 in LETIMERn_IF are set whenever LETIMERn_REP0 or LETIMERn_REP1 are decremented to 0 respectively. REP0 is also set when the value of LETIMERn_REP1 is loaded into LETIMERn_REP0 in buffered mode.

21.3.3.3 Free-Running Mode

In free-running mode, the LETIMER acts as a regular timer and the repeat counter is disabled. When started, the timer runs until it is stopped using the STOP command bit in LETIMERn_CMD. A state machine for this mode is shown in Figure 21.2 LETIMER State Machine for Free-running Mode on page 717.




Figure 21.2. LETIMER State Machine for Free-running Mode

Note that the CLEAR command bit in LETIMERn_CMD always has priority over other changes to LETIMERn_CNT. When the clear command is used, LETIMERn_CNT is set to 0 and an underflow event will not be generated when LETIMERn_CNT wraps around to the top value or 0xFFFF. Since no underflow event is generated, no output action is performed. LETIMERn_REP0, LETIMERn_REP1, LETIMERn_COMP0 and LETIMERn_COMP1 are also left untouched.

21.3.3.4 One-shot Mode

The one-shot repeat mode is the most basic repeat mode. In this mode, the repeat register LETIMERn_REP0 is decremented every time the timer underflows, and the timer stops when LETIMERn_REP0 goes from 1 to 0. In this mode, the timer counts down LETIMERn_REP0 times, i.e. the timer underflows LETIMERn_REP0 times.

Note: Write operations to LETIMERn_REP0 have priority over the timer decrement event. If LETIMERn_REP0 is assigned a new value in the same cycle as a timer decrement event occurs, the timer decrement will not occur and the new value is assigned.

LETIMERn_REP0 can be written while the timer is running to allow the timer to run for longer periods at a time without stopping. Figure 21.3 LETIMER One-shot Repeat State Machine on page 718.




Figure 21.3. LETIMER One-shot Repeat State Machine

21.3.3.5 Buffered Mode

The Buffered repeat mode allows buffered timer operation. When started, the timer runs LETIMERn_REP0 number of times. If LETIMERn_REP1 has been written since the last time it was used and it is nonzero, LETIMERn_REP1 is then loaded into LETIMERn_REP0, and counting continues the new number of times. The timer keeps going as long as LETIMERn_REP1 is updated with a nonzero value before LETIMERn_REP0 is finished counting down. The timer top value (LETIMERn_COMP0) may also optionally be buffered by setting BUFTOP in LETIMERn_CTRL.

If the timer is started when both LETIMERn_CNT and LETIMERn_REP0 are zero but LETIMERn_REP1 is non-zero, LETIMERn_REP1 is loaded into LETIMERn REP0, and the counter counts the loaded number of times.

Used in conjunction with a buffered top value, both the top and repeat values of the timer may be buffered, and the timer can for instance be set to run 4 times with period 7 (top value 6), 6 times with period 200, then 3 times with period 50.

A state machine for the buffered repeat mode is shown in Figure 21.4 LETIMER Buffered Repeat State Machine on page 719. REP1_{USED} shown in the state machine is an internal variable that keeps track of whether the value in LETIMERn_REP1 has been loaded into LETIMERn_REP0 or not. The purpose of this is that a value written to LETIMERn_REP1 should only be counted once. REP1_{USED} is cleared whenever LETIMERn_REP1 is written.




Figure 21.4. LETIMER Buffered Repeat State Machine

21.3.3.6 Double Mode

The Double repeat mode works much like the one-shot repeat mode. The difference is that, where the one-shot mode counts as long as LETIMERn_REP0 is larger than 0, the double mode counts as long as either LETIMERn_REP0 or LETIMERn_REP1 is larger than 0. As an example, say LETIMERn_REP0 is 3 and LETIMERn_REP1 is 10 when the timer is started. If no further interaction is done with the timer, LETIMERn_REP0 will now be decremented 3 times, and LETIMERn_REP1 will be decremented 10 times. The timer counts a total of 10 times, and LETIMERn_REP0 is 0 after the first three timer underflows and stays at 0. LETIMERn_REP0 and LETIMERn_REP1 can be written at any time. After a write to either of these, the timer is guaranteed to underflow at least the written number of times if the timer is running. Use the Double repeat mode to generate output on both the LETIMER outputs at the same time. The state machine for this repeat mode can be seen in Figure 21.5 LETIMER Double Repeat State Machine on page 720.




Figure 21.5. LETIMER Double Repeat State Machine

21.3.3.7 Clock Source

The LETIMER clock source and its prescaler value are defined in the Clock Management Unit (CMU). The LFACLK_{LETIMERn} has a frequency given by Figure 21.6 LETIMER Clock Frequency on page 720.

 $f_{LFACKL_LETIMERn} = 32768/2^{LETIMERn}$

Figure 21.6. LETIMER Clock Frequency

where the exponent LETIMERn is a 4 bit value in the CMU LFAPRESC0 register.

To use this module, the LE interface clock must be enabled in CMU_HFBUSCLKEN0, in addition to the module clock.

21.3.3.8 PRS Input Triggers

The LETIMER can be configured to start, stop, and/or clear based on PRS inputs. The diagram showing the functions of the PRS input triggers is shown in Figure 21.7 LETIMER PRS Input Triggers on page 721.

There are 12 PRS inputs to the LETIMER. PRSSTARTSEL, PRSSTOPSEL, and PRSCLEARSEL select which PRS inputs are used to start, stop, and/or clear the LETIMER. PRSSTARTMODE, PRSSTOPMODE, and PRSCLEARMODE select which edge or edge(s) can trigger the start, stop, and/or clear action. The PRSSTARTEN, PRSSTOPEN, and PRSCLEAREN signals shown in the diagram are derived from the PRSSTARTMODE, PRSSTOPMODE, and PRSCLEARMODE fields; if the corresponding bit field is set to NONE, the feature is disabled.




Figure 21.7. LETIMER PRS Input Triggers

21.3.3.9 Debug

If DEBUGRUN in LETIMERn_CTRL is cleared, the LETIMER automatically stops counting when the CPU is halted during a debug session, and resumes operation when the CPU continues. Because of synchronization, the LETIMER is halted two clock cycles after the CPU is halted, and continues running two clock cycles after the CPU continues. RUNNING in LETIMERn_STATUS is not cleared when the LETIMER stops because of a debug-session.

Set DEBUGRUN in LETIMERn_CTRL to allow the LETIMER to continue counting even when the CPU is halted in debug mode.

21.3.4 Underflow Output Action

For each of the repeat registers, an underflow output action can be set. The configured output action is performed every time the counter underflows while the respective repeat register is nonzero. In PWM mode, the output is similarly only changed on COMP1 match if the repeat register is nonzero. As an example, the timer will perform 7 output actions if LETIMERn_REP0 is set to 7 when starting the timer in one-shot mode and leaving it untouched.

The output actions can be set by configuring UFOA0 and UFOA1 in LETIMERn_CTRL. UFOA0 defines the action on output 0, and is connected to LETIMERn_REP0, while UFOA1 defines the action on output 1 and is connected to LETIMERn_REP1. The possible actions are defined in Table 21.2 LETIMER Underflow Output Actions on page 722.

Table 21.2. LETIMER Underflow Output Actions

UF0A0/UF0A1	Mode	Description
0600	Idle	The output is held at its idle value
0b01	Toggle	The output is toggled on LETIMERn_CNT underflow if LEIMERn_REPx is nonzero
0b10	Pulse	The output is held active for one clock cycle on LETIMERn_CNT underflow if LETIMERn_REPx is nonzero. It then returns to its idle value
0b11	PWM	The output is set idle on LETIMERn_CNT underflow and active on compare match with LETIMERn_COMP1 if LETI-MERn_REPx is nonzero.

Note:

- For the Pulse and PWM modes, the outputs will return to their idle states regardless of the state of the corresponding LETI-MERn_REPx registers. They will only be set active if the LETIMERn_REPx registers are nonzero however.
- For free-running mode, LETIMERn REP0 != 0 for output generation to be enabled.

The polarity of the outputs can be set individually by configuring OPOL0 and OPOL1 in LETIMERn_CTRL. When these are cleared, their respective outputs have a low idle value and a high active value. When they are set, the idle value is high, and the active value is low.

When using the toggle action, the outputs can be driven to their idle values by setting their respective CTO0/CTO1 command bits in LETIMERn_CTRL. This can be used to put the output in a well-defined state before beginning to generate toggle output, which may be important in some applications. The command bit can also be used while the timer is running.

Some simple waveforms generated with the different output modes are shown in Figure 21.8 LETIMER Simple Waveforms Output on page 723. For the example, REPMODE in LETIMERn_CTRL has been cleared, COMP0TOP also in LETIMERn_CTRL has been set and LETIMERn_COMP0 has been written to 3. As seen in the figure, LETIMERn_COMP0 now decides the length of the signal periods. For the toggle mode, the period of the output signal is 2(LETIMERn_COMP0 + 1), and for the pulse modes, the periods of the output signals are LETIMERn_COMP0+1. Note that the pulse outputs are delayed by one period relative to the toggle output. The pulses come at the end of their periods.




Figure 21.8. LETIMER Simple Waveforms Output

For the example in Figure 21.9 LETIMER Repeated Counting on page 723, the One-shot repeat mode has been selected, and LETI-MERn_REP0 has been written to 3. The resulting behavior is pretty similar to that shown in Figure 6, but in this case, the timer stops after counting to zero LETIMERn_REP0 times. By using LETIMERn_REP0 the user has full control of the number of pulses/toggles generated on the output.




Figure 21.9. LETIMER Repeated Counting

Using the Double repeat mode, output can be generated on both the LETIMER outputs. Figure 21.10 LETIMER Dual Output on page 724 shows an example of this. UFOA0 and UFOA1 in LETIMERn_CTRL are configured for pulse output and the outputs are configured for low idle polarity. As seen in the figure, the number written to the repeat registers determine the number of pulses generated on each of the outputs.




Figure 21.10. LETIMER Dual Output

21.3.5 PRS Output

The LETIMER outputs can be routed out onto the PRS system. LETn_O0 can be routed to PRS channel 0, and LETn_O1 can be routed to PRS channel 1. Enabling the PRS connection can be done by setting SOURCESEL to LETIMERx and SIGSEL to LETIMERxCHn in PRS_CHx_CTRL. The PRS register description can be found in 15.5 Register Description

21.3.6 Examples

This section presents a couple of usage examples for the LETIMER.

21.3.6.1 Triggered Output Generation

If both LETIMERn_CNT and LETIMERn_REP0 are 0 in buffered mode, and COMP0TOP and BUFTOP in LETIMERn_CTRL are set, the values of LETIMERn_COMP1 and LETIMERn_REP1 are loaded into LETIMERn_CNT and LETIMERn_REP0 respectively when the timer is started. If no additional writes to LETIMERn_REP1 are done before the timer stops, LETIMERn_REP1 determines the number of pulses/toggles generated on the output, and LETIMERn_COMP1 determines the period lengths.

As the RTC can be used via PRS to start the LETIMER, the RTC and LETIMER can thus be combined to generate specific pulse-trains at given intervals. Software can update LETIMERn_COMP1 and LETIMERn_REP1 to change the number of pulses and pulse-period in each train, but if changes are not required, software does not have to update the registers between each pulse train.

For the example in Figure 21.11 LETIMER Triggered Operation on page 725, the initial values cause the LETIMER to generate two pulses with 3 cycle periods, or a single pulse 3 cycles wide every time the LETIMER is started. After the output has been generated, the LETIMER stops, and is ready to be triggered again.




Figure 21.11. LETIMER Triggered Operation

21.3.6.2 Continuous Output Generation

In some scenarios, it might be desired to make LETIMER generate a continuous waveform. Very simple constant waveforms can be generated without the repeat counter as shown in Figure 21.8 LETIMER Simple Waveforms Output on page 723, but to generate changing waveforms, using the repeat counter and buffer registers can prove advantageous.

For the example in Figure 21.12 LETIMER Continuous Operation on page 726, the goal is to produce a pulse train consisting of 3 sequences with the following properties:

- · 3 pulses with periods of 3 cycles
- · 4 pulses with periods of 2 cycles
- · 2 pulses with periods of 3 cycles




Figure 21.12. LETIMER Continuous Operation

The first two sequences are loaded into the LETIMER before the timer is started.

LETIMERn_COMP0 is set to 2 (cycles – 1), and LETIMERn_REP0 is set to 3 for the first sequence, and the second sequence is loaded into the buffer registers, i.e. COMP1 is set to 1 and LETIMERn_REP1 is set to 4.

The LETIMER is set to trigger an interrupt when LETIMERn_REP0 is done by setting REP0 in LETIMERn_IEN. This interrupt is a good place to update the values of the buffers. Last but not least REPMODE in LETIMERn_CTRL is set to buffered mode, and the timer is started.

In the interrupt routine the buffers are updated with the values for the third sequence. If this had not been done, the timer would have stopped after the second sequence.

The final result is shown in Figure 21.12 LETIMER Continuous Operation on page 726. The pulse output is grouped to show which sequence generated which output. Toggle output is also shown in the figure. Note that the toggle output is not aligned with the pulse outputs.

Note: Multiple LETIMER cycles are required to write a value to the LETIMER registers. The example in Figure 21.12 LETIMER Continuous Operation on page 726 assumes that writes are done in advance so they arrive in the LETIMER as described in the figure.

Figure 21.13 LETIMER LETIMERn_CNT Not Initialized to 0 on page 727 shows an example where the LETIMER is started while LETIMERn CNT is nonzero. In this case the length of the first repetition is given by the value in LETIMERn CNT.




Figure 21.13. LETIMER LETIMERn_CNT Not Initialized to 0

21.3.6.3 PWM Output

There are several ways of generating PWM output with the LETIMER, but the most straight-forward way is using the PWM output mode. This mode is enabled by setting UFOA0 or UFOA1 in LETIMERn_CTRL to 3. In PWM mode, the output is set idle on timer underflow, and active on LETIMERn_COMP1 match, so if for instance COMP0TOP = 1 and OPOL0 = 0 in LETIMERn_CTRL, LETIMERn COMP0 determines the PWM period, and LETIMERn_COMP1 determines the active period.

The PWM period in PWM mode is LETIMERn_COMP0 + 1. There is no special handling of the case where LETIMERn_COMP1 > LETIMERn_COMP0, so if LETIMERn_COMP1 > LETIMERn_COMP0, the PWM output is given by the idle output value. This means that for OPOLx = 0 in LETIMERn_CTRL, the PWM output will always be 0 for at least one clock cycle, and for OPOLx = 1 LETIMERn CTRL, the PWM output will always be 1 for at least one clock cycle.

To generate a PWM signal using the full PWM range, invert OPOLx when LETIMERn_COMP1 is set to a value larger than LETI-MERn_COMP0.

21.3.6.4 Interrupts

The interrupts generated by the LETIMER are combined into one interrupt vector. If the interrupt for the LETIMER is enabled, an interrupt will be made if one or more of the interrupt flags in LETIMERn_IF and their corresponding bits in LETIMER_IEN are set.

21.3.7 Register Access

This module is a Low Energy Peripheral, and supports immediate synchronization. For description regarding immediate synchronization, the reader is referred to 4.3.1 Writing.

21.4 Register Map

The offset register address is relative to the registers base address.

Offset	Name	Туре	Description
0x000	LETIMERn_CTRL	RW	Control Register
0x004	LETIMERn_CMD	W1	Command Register
0x008	LETIMERn_STATUS	R	Status Register
0x00C	LETIMERn_CNT	RWH	Counter Value Register
0x010	LETIMERn_COMP0	RWH	Compare Value Register 0
0x014	LETIMERn_COMP1	RW	Compare Value Register 1
0x018	LETIMERn_REP0	RWH	Repeat Counter Register 0
0x01C	LETIMERn_REP1	RWH	Repeat Counter Register 1
0x020	LETIMERn_IF	R	Interrupt Flag Register
0x024	LETIMERn_IFS	W1	Interrupt Flag Set Register
0x028	LETIMERn_IFC	(R)W1	Interrupt Flag Clear Register
0x02C	LETIMERn_IEN	RW	Interrupt Enable Register
0x034	LETIMERn_SYNCBUSY	R	Synchronization Busy Register
0x040	LETIMERn_ROUTEPEN	RW	I/O Routing Pin Enable Register
0x044	LETIMERn_ROUTELOC0	RW	I/O Routing Location Register
0x050	LETIMERn_PRSSEL	RW	PRS Input Select Register

21.5 Register Description

21.5.1 LETIMERn_CTRL - Control Register (Async Reg)

For more information about asynchronous registers see 4.3 Access to Low Energy Peripherals (Asynchronous Registers).

Offset													В	it I	Pos	tion												
0x000	30	SZ	28	26	25	24	23	22	7 5	20	10	5 6	1 2	6	5 4	5 4	13	12	7	9	6	∞	7	9	5	4	8 2	- 0
Reset		•	•		•	•				•		•	•	·	•	•	•	0			0	0	0	0	6	OXO	0x0	0x0
Access																		\ N			¥ M	₩	Z ≪	\ S S	2	 } Y	\ N	A Š
Name																		DEBUGRUN			COMPOTOP	BUFTOP	OPOL1	OPOL0	(L	UFOAT	UFOA0	REPMODE
Bit	Name				R	leset	:		A	cce	ss	De	scri	pti	on													
31:13	Reserve	d				o ens	sure	со	mpa	tibili	ty u	vith 1	future	e d	levic	es, a	lway	s wi	ite k	oits t	o 0.	Мо	re ir	nforr	natio	on in	1.2 Co	nven-
12	DEBUGF	RUI	٧		0				R	W		De	bug	М	ode	Run	Ena	ble										
	Set to ke	ер	the L	ETIN	ΛEF	R run	ning	j in	deb	ug n	nod	e.																
	Value											De	scrip	otio	n													
	0											LE	TIME	ΞR	is fr	ozen	in d	ebu	g mo	ode								
	1											LE	TIME	ΞR	is ru	ınnin	g in	deb	ug m	node	;							
11:10	Reserve	d				o ens	sure	со	тра	tibili	ty u	vith 1	future	e d	levic	es, a	lway	s wi	ite Ł	oits t	o 0.	Мо	re ir	nforr	natio	on in	1.2 Co	nven-
9	COMP01	ГОР)		0				R	W		Co	mpa	ire	Val	ie 0	is To	p V	alue)								
	When se	t, tl	ne co	untei	r is	clea	red i	n t	he c	lock	сус	le a	fter a	a co	omp	are n	natch	ı wit	h co	mpa	are o	char	nnel	0.				
	Value											De	scrip	otio	n													
	0											Th	e top) Va	alue	of th	e LE	TIM	ER i	is 65	5535	5 (0x	FFF	F)				
	1											Th	e top) Va	alue	of th	e LE	TIM	ER i	is gi	ven	by (CON	/IP0				
8	BUFTOP)			0				R	W		Bu	ffere	ed	Тор													
	Set to loa	ad (СОМ	P1 in	ito (СОМ	P0 ۱	whe	en R	EP0	rea	ache	s 0,	allo	owin	g a b	uffe	ed t	op v	/alue	€.							
	Value											De	scrip	otio	n													
	0											CC)MP() is	onl	/ wri	ten I	oy s	oftw	are								
	1											CC)MP() is	set	to C	OMF	21 w	hen	REI	⊃0 r	eacl	hes	0				
7	OPOL1				0				R	W		Oı	tput	: 1	Pola	rity												

OPOL0

6

Defines the idle value of output 1.

Defines the idle value of output 0.

RW

Output 0 Polarity

Bit	Name	Reset	Access	Description
5:4	UFOA1	0x0	RW	Underflow Output Action 1
	Defines the action	on LETn_O1 on a	LETIMER	underflow.
	Value	Mode		Description
	0	NONE		LETn_O1 is held at its idle value as defined by OPOL1
	1	TOGGLE		LETn_O1 is toggled on CNT underflow
	2	PULSE		LETn_O1 is held active for one LFACLK _{LETIMER0} clock cycle on CNT underflow. The output then returns to its idle value as defined by OPOL1
	3	PWM		LETn_O1 is set idle on CNT underflow, and active on compare match with COMP1
3:2	UFOA0	0x0	RW	Underflow Output Action 0
	Defines the action	n on LETn_O0 on a	LETIMER (underflow.
	Value	Mode		Description
	0	NONE		LETn_O0 is held at its idle value as defined by OPOL0
	1	TOGGLE		LETn_O0 is toggled on CNT underflow
	2	PULSE		LETn_O0 is held active for one LFACLK _{LETIMER0} clock cycle on CNT underflow. The output then returns to its idle value as defined by OPOL0
	3	PWM		LETn_O0 is set idle on CNT underflow, and active on compare match with COMP1
1:0	REPMODE	0x0	RW	Repeat Mode
	Allows the repeat	counter to be enabl	led and dis	abled.
	Value	Mode		Description
	0	FREE		When started, the LETIMER counts down until it is stopped by software
	1	ONESHOT		The counter counts REP0 times. When REP0 reaches zero, the counter stops
	2	BUFFERED		The counter counts REP0 times. If REP1 has been written, it is loaded into REP0 when REP0 reaches zero, otherwise the counter stops
	3	DOUBLE		Both REP0 and REP1 are decremented when the LETIMER wraps around. The LETIMER counts until both REP0 and REP1 are zero

21.5.2 LETIMERn_CMD - Command Register

Offset															Bi	t Po	siti	on														
0x004	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	2	4	က	2	_	0
Reset			'		'									<u>'</u>	'			•										0	0	0	0	0
Access																												W1	W1	W1	W1	M
Name																												СТО1	СТОО	CLEAR	STOP	START

Bit	Name	Reset	Access	Description
31:5	Reserved	To ensure contions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
4	CTO1	0	W1	Clear Toggle Output 1
	Set to drive toggle ou	tput 1 to its idle	value	
3	CTO0	0	W1	Clear Toggle Output 0
	Set to drive toggle ou	tput 0 to its idle	value	
2	CLEAR	0	W1	Clear LETIMER
	Set to clear LETIMER	२		
1	STOP	0	W1	Stop LETIMER
	Set to stop LETIMER			
0	START	0	W1	Start LETIMER
	Set to start LETIMER	1		

21.5.3 LETIMERn_STATUS - Status Register

Offset															Bi	t Po	siti	on														
0x008	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	2	4	က	2	_	0
Reset		•		•									•	'	•		•								'			•				0
Access																																<u>~</u>
																																NING
Name																																RUNN
																																ш.

Bit	Name	Reset	Access	Description
31:1	Reserved	To ensure c	ompatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
0	RUNNING	0	R	LETIMER Running
	Set when LETIMER	is running.		

21.5.4 LETIMERn_CNT - Counter Value Register

Offset															Bi	t Po	siti	on														
0x00C	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	∞	7	9	2	4	က	2	_	0
Reset		1				ı		ı		1		1		•		1					ı			0000	00000		1					
Access																																
Name																								FIA	5							

Bit	Name	Reset	Access	Description
31:16	Reserved	To ensure contions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
15:0	CNT	0x0000	RWH	Counter Value
	Use to read the curre	nt value of the L	ETIMER.	

21.5.5 LETIMERn_COMP0 - Compare Value Register 0 (Async Reg)

For more information about asynchronous registers see 4.3 Access to Low Energy Peripherals (Asynchronous Registers).

Offset															Bi	t Pc	siti	on														
0x010	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	∞	7	9	2	4	က	2	_	0
Reset		•	•	•	•		•			•		•		•		•		•			•				nannan					•	•	
Access																									[} Y							
Name																																

Bit	Name	Reset	Access	Description
31:16	Reserved	To ensure contions	mpatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
15:0	COMP0	0x0000	RWH	Compare Value 0
	Compare and optiona	ally top value for	LETIMER.	

21.5.6 LETIMERn_COMP1 - Compare Value Register 1 (Async Reg)

For more information about asynchronous registers see 4.3 Access to Low Energy Peripherals (Asynchronous Registers).

Offset															Bi	t Po	siti	on														
0x014	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	ω	7	9	5	4	ဗ	2	_	0
Reset									•																OXOOO							•
Access																								2	Ž							
Name																								7								

Bit	Name	Reset	Access	Description
31:16	Reserved	To ensure contions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
15:0	COMP1	0x0000	RW	Compare Value 1
	Compare and optiona	ally buffered top	value for L	ETIMER.

21.5.7 LETIMERn_REP0 - Repeat Counter Register 0 (Async Reg)

For more information about asynchronous registers see 4.3 Access to Low Energy Peripherals (Asynchronous Registers).

Offset															Bi	t Po	siti	on														
0x018	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	တ	∞	7	9	5	4	က	2	_	0
Reset			•	•		•	•	•	•			•				•	•	•			•	•	•	•			•	0	200			
Access																													2			
Name																																

Bit	Name	Reset	Access	Description
31:8	Reserved	To ensure contions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
7:0	REP0	0x00	RWH	Repeat Counter 0
	Optional repeat count	ter.		

21.5.8 LETIMERn_REP1 - Repeat Counter Register 1 (Async Reg)

For more information about asynchronous registers see 4.3 Access to Low Energy Peripherals (Asynchronous Registers).

Offset	Bit Position	
0x01C	33 34 35 36 37 38 39 30 30 31 32 33 34 35 36 37 41 41 41 41 41 41 42 43 44 45 46 47 47 48 40 40 40 40 40 41 42 43 44 44 45 46 46 47 48 48 48 49 40 40 40 40 40 41 42 43 44 44 45 46 46 47 48 49 40 40 <th>L 0 0 4 0 1 0</th>	L 0 0 4 0 1 0
Reset		00×0
Access		RWH
Name		REP1

Bit	Name	Reset	Access	Description
31:8	Reserved	To ensure co	mpatibility (with future devices, always write bits to 0. More information in 1.2 Conven-
7:0	REP1	0x00	RWH	Repeat Counter 1
	Optional repeat coun	ter or buffer for	REP0.	

21.5.9 LETIMERn_IF - Interrupt Flag Register

Offset															Bi	t Pc	siti	on														
0x020	31	30	29	28	27	26	25	24	23	22	21	20	19	8	17	16	15	14	13	12	7	10	6	8	7	9	5	4	က	2	_	0
Reset		•	•		'						•		•	•					•	•					•	•	•	0	0	0	0	0
Access																												22	22	2	22	<u>~</u>
Name																												REP1	REP0	UF	COMP1	COMPO

Bit	Name	Reset	Access	Description
31:5	Reserved	To ensure contions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
4	REP1	0	R	Repeat Counter 1 Interrupt Flag
	Set when repeat cour	nter 1 reaches ze	ero.	
3	REP0	0	R	Repeat Counter 0 Interrupt Flag
	Set when repeat cour	nter 0 reaches ze	ero or whe	n the REP1 interrupt flag is loaded into the REP0 interrupt flag.
2	UF	0	R	Underflow Interrupt Flag
	Set on LETIMER under	erflow.		
1	COMP1	0	R	Compare Match 1 Interrupt Flag
	Set when LETIMER re	eaches the value	e of COMP	1.
0	COMP0	0	R	Compare Match 0 Interrupt Flag
	Set when LETIMER re	eaches the value	e of COMP	0.

21.5.10 LETIMERn_IFS - Interrupt Flag Set Register

Offset															Ві	t Po	siti	on														
0x024	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	တ	8	7	9	2	4	က	2	_	0
Reset					'						•	•		•		'		'				•				•	'	0	0	0	0	0
Access																												N M	W	W	W M	W1
Name																												REP1	REP0	UF	COMP1	COMPO

Bit	Name	Reset	Access	Description
31:5	Reserved	To ensure o	ompatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
4	REP1	0	W1	Set REP1 Interrupt Flag
	Write 1 to set the	REP1 interrupt fla	ag	
3	REP0	0	W1	Set REP0 Interrupt Flag
	Write 1 to set the	REP0 interrupt fla	ag	
2	UF	0	W1	Set UF Interrupt Flag
	Write 1 to set the	UF interrupt flag		
1	COMP1	0	W1	Set COMP1 Interrupt Flag
	Write 1 to set the	COMP1 interrupt	flag	
0	COMP0	0	W1	Set COMP0 Interrupt Flag
	Write 1 to set the	COMP0 interrupt	flag	

21.5.11 LETIMERn_IFC - Interrupt Flag Clear Register

Offset															Bi	t Po	siti	on														
0x028	31	30	29	28	27	26	25	24	23	22	21	20	19	9	17	16	15	4	13	12	7	10	တ	8	7	ဖ	2	4	က	2	_	0
Reset																												0	0	0	0	0
Access																												(R)W1	(R)W1	(R)W1	(R)W1	(R)W1
Name																												REP1	REP0	UF	COMP1	COMPO

Bit	Name	Reset	Access	Description
31:5	Reserved	To ensure contions	mpatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
4	REP1	0	(R)W1	Clear REP1 Interrupt Flag
	Write 1 to clear the (This feature must			returns the value of the IF and clears the corresponding interrupt flags
3	REP0	0	(R)W1	Clear REP0 Interrupt Flag
	Write 1 to clear the (This feature must			returns the value of the IF and clears the corresponding interrupt flags
2	UF	0	(R)W1	Clear UF Interrupt Flag
	Write 1 to clear the feature must be en			turns the value of the IF and clears the corresponding interrupt flags (This
1	COMP1	0	(R)W1	Clear COMP1 Interrupt Flag
	Write 1 to clear the (This feature must			ng returns the value of the IF and clears the corresponding interrupt flags
0	COMP0	0	(R)W1	Clear COMP0 Interrupt Flag
	Write 1 to clear the (This feature must			ng returns the value of the IF and clears the corresponding interrupt flags

21.5.12 LETIMERn_IEN - Interrupt Enable Register

Offset															Ві	t Po	siti	on														
0x02C	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	စ	8	7	9	5	4	က	2	_	0
Reset		•					•				•		•	•			•			•			•		•	•	•	0	0	0	0	0
Access																												RW	R	RW	R	RW
Name																												REP1	REP0	UF	COMP1	COMPO

Bit	Name	Reset	Access	Description
31:5	Reserved	To ensure cor tions	mpatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
4	REP1	0	RW	REP1 Interrupt Enable
	Enable/disable the RI	EP1 interrupt		
3	REP0	0	RW	REP0 Interrupt Enable
	Enable/disable the RI	EP0 interrupt		
2	UF	0	RW	UF Interrupt Enable
	Enable/disable the Ul	F interrupt		
1	COMP1	0	RW	COMP1 Interrupt Enable
	Enable/disable the Co	OMP1 interrupt		
0	COMP0	0	RW	COMP0 Interrupt Enable
	Enable/disable the Co	OMP0 interrupt		

21.5.13 LETIMERn_SYNCBUSY - Synchronization Busy Register

Offset															Bi	it Po	siti	on														
0x034	33	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	9	6	8	7	9	5	4	က	2	1	0
Reset			•		•		•									•												•			0	
Access																															R	
Name																															CMD	

Bit	Name	Reset	Access	Description
31:2	Reserved	To ensure contions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
1	CMD	0	R	CMD Register Busy
	Set when the value w	ritten to CMD is	being synd	chronized.
0	Reserved	To ensure contions	npatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-

21.5.14 LETIMERn_ROUTEPEN - I/O Routing Pin Enable Register

0x040	Offset															Bi	t Pc	siti	on														
Access Name	0x040	31	30	29	28	27	26	25	24	23	22	21	20	19	9	17	16	15	4	13	12	7	10	6	8	7	9	2	4	က	2	_	0
Name	Reset								1																			1				0	0
	Access																															₩ M	W.
	Name																															ı ⊢	—

Bit	Name	Reset	Access	Description
31:2	Reserved	To ensure co	mpatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
1	OUT1PEN	0	RW	Output 1 Pin Enable
	When set, output 1 of	of the LETIMER	is enabled.	
	Value			Description
	0			The LETn_O1 pin is disabled
	1			The LETn_O1 pin is enabled
0	OUT0PEN	0	RW	Output 0 Pin Enable
	When set, output 0 o	of the LETIMER	is enabled.	
	Value			Description
	0			The LETn_O0 pin is disabled
	1			The LETn_O0 pin is enabled

21.5.15 LETIMERn_ROUTELOC0 - I/O Routing Location Register

Offset															Bi	t Po	siti	on														
0x044	33	30	29	28	27	26	25	24	23	22	21	20	19	8	17	16	15	4	13	12	7	19	6	8	7	9	5	4	က	2	_	0
Reset			•	•	•	•								•		•				•	Ç	OOXO	•	•		•			0	000		•
Access																					Š	<u>}</u>							2	<u>}</u>		
Name																					<u>-</u>	<u>-</u>							C I			

Bit	Name	Reset	Access	Description
31:14	Reserved	To ensure co	mpatibility (with future devices, always write bits to 0. More information in 1.2 Conven-
13:8	OUT1LOC	0x00	RW	I/O Location

Decides the location of the LETIMER OUT1 pin.

0 LOC0 Location 0 1 LOC1 Location 1 2 LOC2 Location 2 3 LOC3 Location 3 4 LOC4 Location 4 5 LOC5 Location 5 6 LOC6 Location 6 7 LOC7 Location 7 8 LOC8 Location 8 9 LOC9 Location 9 10 LOC10 Location 10 11 LOC11 Location 11 12 LOC12 Location 12 13 LOC12 Location 12 13 LOC13 Location 13 14 LOC14 Location 14 15 LOC15 Location 15 16 LOC16 Location 16 17 LOC17 Location 17 18 LOC19 Location 19 20 LOC20 Location 20	
2 LOC2 Location 2 3 LOC3 Location 3 4 LOC4 Location 4 5 LOC5 Location 5 6 LOC6 Location 6 7 LOC7 Location 7 8 LOC8 Location 8 9 LOC9 Location 9 10 LOC10 Location 10 11 LOC11 Location 11 12 LOC12 Location 12 13 LOC13 Location 13 14 LOC14 Location 14 15 LOC15 Location 15 16 LOC16 Location 16 17 LOC17 Location 17 18 LOC18 Location 18 19 LOC20 Location 20	
3 LOC3 Location 3 4 LOC4 Location 4 5 LOC5 Location 5 6 LOC6 Location 6 7 LOC7 Location 7 8 LOC8 Location 8 9 LOC9 Location 9 10 LOC10 Location 10 11 LOC11 Location 11 12 LOC12 Location 12 13 LOC13 Location 13 14 LOC14 Location 14 15 LOC15 Location 15 16 LOC16 Location 16 17 LOC17 Location 17 18 LOC18 Location 18 19 LOC19 Location 20	
4 LOC4 Location 4 5 LOC5 Location 5 6 LOC6 Location 6 7 LOC7 Location 7 8 LOC8 Location 8 9 LOC9 Location 9 10 LOC10 Location 10 11 LOC11 Location 11 12 LOC12 Location 12 13 LOC13 Location 12 14 LOC14 Location 13 14 LOC14 Location 14 15 LOC15 Location 15 16 LOC16 Location 16 17 LOC17 Location 17 18 LOC18 Location 18 19 LOC19 Location 20	
5 LOC5 Location 5 6 LOC6 Location 6 7 LOC7 Location 7 8 LOC8 Location 8 9 LOC9 Location 9 10 LOC10 Location 10 11 LOC11 Location 11 12 LOC12 Location 12 13 LOC13 Location 13 14 LOC14 Location 14 15 LOC15 Location 15 16 LOC15 Location 16 17 LOC17 Location 17 18 LOC18 Location 18 19 LOC19 Location 19 20 LOC20 Location 20	
6 LOC6 Location 6 7 LOC7 Location 7 8 LOC8 Location 8 9 LOC9 Location 9 10 LOC10 Location 10 11 LOC11 Location 11 12 LOC12 Location 12 13 LOC13 Location 13 14 LOC14 Location 14 15 LOC15 Location 15 16 LOC16 Location 16 17 LOC17 Location 17 18 LOC18 Location 18 19 LOC19 Location 19 20 LOC20 Location 20	
7 LOC7 Location 7 8 LOC8 Location 8 9 LOC9 Location 9 10 LOC10 Location 10 11 LOC11 Location 11 12 LOC12 Location 12 13 LOC13 Location 13 14 LOC14 Location 14 15 LOC15 Location 15 16 LOC16 Location 16 17 LOC17 Location 17 18 LOC18 Location 18 19 LOC19 Location 19 20 LOC20 Location 20	
8 LOC8 Location 8 9 LOC9 Location 9 10 LOC10 Location 10 11 LOC11 Location 11 12 LOC12 Location 12 13 LOC13 Location 13 14 LOC14 Location 14 15 LOC15 Location 15 16 LOC16 Location 16 17 LOC17 Location 17 18 LOC18 Location 18 19 LOC19 Location 19 20 LOC20 Location 20	
9 LOC9 Location 9 10 LOC10 Location 10 11 LOC11 Location 11 12 LOC12 Location 12 13 LOC13 Location 13 14 LOC14 Location 14 15 LOC15 Location 15 16 LOC16 Location 16 17 LOC17 Location 17 18 LOC18 Location 18 19 LOC19 Location 19 20 LOC20 Location 20	
10 LOC10 Location 10 11 LOC11 Location 11 12 LOC12 Location 12 13 LOC13 Location 13 14 LOC14 Location 14 15 LOC15 Location 15 16 LOC16 Location 16 17 LOC17 Location 17 18 LOC18 Location 18 19 LOC19 Location 19 20 LOC20 Location 20	
11 LOC11 Location 11 12 LOC12 Location 12 13 LOC13 Location 13 14 LOC14 Location 14 15 LOC15 Location 15 16 LOC16 Location 16 17 LOC17 Location 17 18 LOC18 Location 18 19 LOC19 Location 19 20 LOC20 Location 20	
12 LOC12 Location 12 13 LOC13 Location 13 14 LOC14 Location 14 15 LOC15 Location 15 16 LOC16 Location 16 17 LOC17 Location 17 18 LOC18 Location 18 19 LOC19 Location 19 20 LOC20 Location 20	
13 LOC13 Location 13 14 LOC14 Location 14 15 LOC15 Location 15 16 LOC16 Location 16 17 LOC17 Location 17 18 LOC18 Location 18 19 LOC19 Location 19 20 LOC20 Location 20	
14 LOC14 Location 14 15 LOC15 Location 15 16 LOC16 Location 16 17 LOC17 Location 17 18 LOC18 Location 18 19 LOC19 Location 19 20 LOC20 Location 20	
15 LOC15 Location 15 16 LOC16 Location 16 17 LOC17 Location 17 18 LOC18 Location 18 19 LOC19 Location 19 20 LOC20 Location 20	
16 LOC16 Location 16 17 LOC17 Location 17 18 LOC18 Location 18 19 LOC19 Location 19 20 LOC20 Location 20	
17 LOC17 Location 17 18 LOC18 Location 18 19 LOC19 Location 19 20 LOC20 Location 20	
18 LOC18 Location 18 19 LOC19 Location 19 20 LOC20 Location 20	
19 LOC19 Location 19 20 LOC20 Location 20	
20 LOC20 Location 20	
21 LOC21 Location 21	
22 LOC22 Location 22	

Bit	Name	Reset Acc	cess Description
	23	LOC23	Location 23
	24	LOC24	Location 24
	25	LOC25	Location 25
	26	LOC26	Location 26
	27	LOC27	Location 27
	28	LOC28	Location 28
	29	LOC29	Location 29
	30	LOC30	Location 30
	31	LOC31	Location 31
7:6	Reserved	To ensure compatib	bility with future devices, always write bits to 0. More information in 1.2 Conven-
5:0	OUT0LOC	0x00 RW	/ I/O Location
	Decides the loc	ation of the LETIMER OUT	0 pin.
	Value	Mode	Description
	0	LOC0	Location 0
	1	LOC1	Location 1
	2	LOC2	Location 2
	3	LOC3	Location 3
	4	LOC4	Location 4
	5	LOC5	Location 5
	6	LOC6	Location 6
	7	LOC7	Location 7
	8	LOC8	Location 8
	9	LOC9	Location 9
	10	LOC10	Location 10
	11	LOC11	Location 11
	12	LOC12	Location 12
	13	LOC13	Location 13
	14	LOC14	Location 14
	15	LOC15	Location 15
	16	LOC16	Location 16
	17	LOC17	Location 17
	18	LOC18	Location 18
	19	LOC19	Location 19
	20	LOC20	Location 20
	21	LOC21	Location 21
	22	LOC22	Location 22

Bit	Name	Reset	Access	Description
	23	LOC23		Location 23
	24	LOC24		Location 24
	25	LOC25		Location 25
	26	LOC26		Location 26
	27	LOC27		Location 27
	28	LOC28		Location 28
	29	LOC29		Location 29
	30	LOC30		Location 30
	31	LOC31		Location 31

21.5.16 LETIMERn_PRSSEL - PRS Input Select Register


Offset											Bi	t Po	si	tion									
0x050	30	29	28	27	25	23	22	21	20	19	17	16	15	5 4 6	13	11	10	6	ω	9	5	4	0 1 2 3
Reset				0x0		2	e S			000				0x0					0×0				0×0
Access				RW		Š	<u>}</u>			Ŋ.				RW					₽ N				RW
Name				PRSCLEARMODE			TROS LOT MODE			PRSSTARTMODE				PRSCLEARSEL					PRSSTOPSEL				PRSSTARTSEL
Bit	Name	;			Reset			Ac	ces	s Des	crip	tion											
31:28	Rese	ved			To ens	sure	com	pati	bility	/ with fu	ture	dev	ice	es, alwa	ays wr	ite b	its t	o 0). More	infori	natic	n in	1.2 Conven-
27:26	PRSC	LEAR	RMC	DE	0x0			RW	/	PRS	Cle	ar I	Иο	de									
	Deter	mines	mo	de for l	PRS inp	out cl	ear.																
	Value				Mode					Des	cript	ion											
	0				NONE					PRS	car	nnot	cle	ear the	LETIN	ИER							
	1				RISIN	G				Risii	ng e	dge	of	selecte	ed PR	S in	out c	can	clear	the LE	ETIM	ER	
	2				FALLII	NG				Falli	ng e	dge	of	select	ed PR	S in	put (car	n clear	the LI	ETIM	IER	
	3				вотн					Both LET			ng	or fallir	ng edg	ge of	the	se	elected	PRS	input	t car	n clear the
25:24	Rese	rved			To ens	sure	com	pati	bility	/ with fu	ture	dev	ice	es, alwa	ays wr	ite b	its t	o 0). More	infori	natic	n in	1.2 Conven-
23:22	PRSS	STOPN	100	ÞΕ	0x0			RW	/	PRS	Sto	p N	loc	de									
	Deter	mines	mo	de for l	PRS inp	out st	ор.																
	Value				Mode					Des	cript	ion											
	0				NONE					PRS	car	nnot	st	op the	LETIN	1ER							
	1				RISIN	G				Risi	ng e	dge	of	selecte	ed PR	S in	out c	can	stop t	he LE	TIME	ΞR	
	2				FALLII	NG				Falli	ng e	dge	of	select	ed PR	S in	put (car	n stop t	the LE	TIM	ER	
	3				вотн					Both LET			ng	or fallir	ng edg	ge of	the	se	elected	PRS	input	t car	n stop the
21:20	Rese	rved			To ens	sure	com	pati	bility	/ with fu	ture	dev	ice	es, alwa	ays wr	ite b	its t	ю О). More	infori	natic	n in	1.2 Conven-
19:18	PRSS	TART	МО	DE	0x0			RW	I	PRS	Sta	art N	100	de									
	Deter	mines	mo	de for l	PRS inp	out st	art.																
	Value				Mode					Des	cript	ion											
	0				NONE					PRS	car	nnot	st	art the	LETIM	1ER							
	1				RISIN	G				Risi	ng e	dge	of	selecte	ed PR	S in	out c	can	start t	he LE	TIMI	ΞR	

Bit	Name	Reset A	Access	Description
	2	FALLING		Falling edge of selected PRS input can start the LETIMER
	3	вотн		Both the rising or falling edge of the selected PRS input can start the LETIMER
17:16	Reserved	To ensure compa	atibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
15:12	PRSCLEARSEL	0x0 F	RW	PRS Clear Select
	Determines which PR	RS input can clear t	the LETII	MER.
	Value	Mode		Description
	0	PRSCH0		PRS Channel 0 selected as input
	1	PRSCH1		PRS Channel 1 selected as input
	2	PRSCH2		PRS Channel 2 selected as input
	3	PRSCH3		PRS Channel 3 selected as input
	4	PRSCH4		PRS Channel 4 selected as input
	5	PRSCH5		PRS Channel 5 selected as input
	6	PRSCH6		PRS Channel 6 selected as input
	7	PRSCH7		PRS Channel 7 selected as input
	8	PRSCH8		PRS Channel 8 selected as input
	9	PRSCH9		PRS Channel 9 selected as input
	10	PRSCH10		PRS Channel 10 selected as input
	11	PRSCH11		PRS Channel 11 selected as input
11:10	Reserved	To ensure compa	atibility w	vith future devices, always write bits to 0. More information in 1.2 Conven-
9:6	PRSSTOPSEL	0x0 F	RW	PRS Stop Select
	Determines which PR	RS input can stop th	ne LETIN	MER.
	Value	Mode		Description
	0	PRSCH0		PRS Channel 0 selected as input
	1	PRSCH1		PRS Channel 1 selected as input
	2	PRSCH2		PRS Channel 2 selected as input
	3	PRSCH3		PRS Channel 3 selected as input
	4	PRSCH4		PRS Channel 4 selected as input
	5	PRSCH5		PRS Channel 5 selected as input
	6	PRSCH6		PRS Channel 6 selected as input
	7	PRSCH7		PRS Channel 7 selected as input
	8	PRSCH8		PRS Channel 8 selected as input
	9	PRSCH9		PRS Channel 9 selected as input
	10	PRSCH10		PRS Channel 10 selected as input
	11	PRSCH11		PRS Channel 11 selected as input
			<u> </u>	

Bit	Name	Reset	Access	Description
5:4	Reserved	To ensure contions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
3:0	PRSSTARTSEL	0x0	RW	PRS Start Select
	Determines which F	PRS input can sta	rt the LETIN	MER.
	Value	Mode		Description
	0	PRSCH0		PRS Channel 0 selected as input
	1	PRSCH1		PRS Channel 1 selected as input
	2	PRSCH2		PRS Channel 2 selected as input
	3	PRSCH3		PRS Channel 3 selected as input
	4	PRSCH4		PRS Channel 4 selected as input
	5	PRSCH5		PRS Channel 5 selected as input
	6	PRSCH6		PRS Channel 6 selected as input
	7	PRSCH7		PRS Channel 7 selected as input
	8	PRSCH8		PRS Channel 8 selected as input
	9	PRSCH9		PRS Channel 9 selected as input
	10	PRSCH10		PRS Channel 10 selected as input
	11	PRSCH11		PRS Channel 11 selected as input

22. CRYOTIMER - Ultra Low Energy Timer/Counter





Quick Facts

What?

The CRYOTIMER is a timer capable of providing wakeup events/interrupts after deterministic intervals in all energy modes, including EM4.

Why?

The CRYOTIMER enables the chip to remain in the lowest energy modes for long durations, while keeping track of time and being able to wake up at regular intervals, all with an absolute minimum current consumption.

How?

Using a counter running on a prescaled Low Frequency Oscillator, the CRYOTIMER can provide periodic wakeup events with a very wide period range.

22.1 Introduction

The CRYOTIMER is a 32 bit counter which operates on a low frequency oscillator, and is capable of running in all energy modes. It can provide periodic wakeup events and PRS signals which can be used to wake up peripherals from any energy mode. The CRYOTIMER provides a very wide range of periods for the interrupts facilitating flexible ultra-low energy operation.

Because of its simplicity, the CRYOTIMER is a lower energy solution for periodically waking up the MCU compared to the RTCC.

22.2 Features

- · 32 bit Counter
- · Works in all the energy modes
- · Only External and Power-On resets reset the CRYOTIMER
- · Interrupt/wake up event after deterministic intervals
- PRS Output
- · Debug mode
 - · Configurable to either run or stop when processor is stopped (break)

22.3 Functional Description

22.3.1 Block Diagram

An overview of the CRYOTIMER is shown in Figure 22.1 CRYOTIMER Block Overview on page 746.




Figure 22.1. CRYOTIMER Block Overview

22.3.2 Operation

The desired low frequency oscillator for the CRYOTIMER operation can be selected by using OSCSEL in CRYOTIMER_CTRL. The selection must be made before enabling the CRYOTIMER, and it must be ensured that the selected oscillator is ready. This can be checked by observing LFXORDY or LFRCORDY (depending upon the oscillator selection) in CMU_STATUS. Note that the ULFRCO is always ready.

By default the CRYOTIMER is held in reset. It can be started by setting EN in CRYOTIMER_CTRL. The CRYOTIMER, when running, is reset by clearing EN.

The timer counts at a frequency determined by PRESC in CRYOTIMER_CTRL. This value should be set before the CRYOTIMER is enabled. Setting PRESC to 0 gives the maximum resolution, while higher values allow longer periods, see Table 22.1 CRYOTIMER Resolution vs Maximum Wakeup Event/Interrupt Period, F_{CRYOCLK} = 32768 Hz on page 747.

The 32-bit Counter provides 32 different options for selecting the duration between the Wakeup events. The selected duration is specified by CRYOTIMER PERIODSEL. It should be configured before the CRYOTIMER is enabled.

$$T_{WU} = (2^{PRESC} \times 2^{PERIODSEL})/f_{CRYOCLK}$$

Figure 22.2. Duration Between the CRYOTIMER Wakeup Events in Seconds

Table 22.1. CRYOTIMER Resolution vs Maximum Wakeup Event/Interrupt Period, FCRYOCLK = 32768 Hz

CRYOTIMER_CTRL_PRESC	Resolution, 2 ^{PRESC} /f _{CRYOCLK}	Maximum Wakeup event/Interrupt Period
DIV1	30.5 µs	36.4 hours
DIV2	61 µs	72.8 hours
DIV4	122 μs	145.6 hours
DIV8	244 μs	12 days
DIV16	488 μs	24 days
DIV32	977 μs	48 days
DIV64	1.95 ms	97 days
DIV128	3.91 ms	194 days

The 32-bit counter value of the CRYOTIMER can be read using the CRYOTIMER_CNT register.

The PRS output pulses of the CRYOTIMER are 1 CRYOCLK clock cycle wide. However, if the PRESC and PERIODSEL are both set to 0, the width of these pulses will be half CRYOCLK time period.

The CRYOTIMER wakeup events set the flag in the CRYOTIMER_IF. Interrupt on this event can be enabled by using the CRYOTIM-ER_IEN register.

The CRYOTIMER is always reset by the External Pin and Power-On resets. Additionally, by using EMU_CTRL, it can also be configured to reset by Watchdog, lockup, and system request resets.

Note: The CRYOTIMER configuration bits/registers should only be changed when EN in CRYOTIMER_CTRL is cleared.

22.3.3 Debug Mode

When the CPU is halted in debug mode, the CRYOTIMER can be configured to either continue to run or to be frozen. This is configured using DEBUGRUN in CRYOTIMER_CTRL.

22.3.4 Energy Mode Availability

The CRYOTIMER is available in all energy modes. Wakeup from EM2 Deep Sleep and EM3 Stop to EM0 Active can be performed using the regular interrupt as discussed in 22.3.2 Operation. To generate wakeup events during EM4 Hibernate/Shutoff, EM4WU in CRYOTIMER_EM4WUEN must be set to 1. Since the interrupt flag serves as the wakeup source, it must be cleared by software after exiting a low energy mode. Refer to 10. EMU - Energy Management Unit for details on how to configure the EMU.

22.4 Register Map

The offset register address is relative to the registers base address.

Offset	Name	Туре	Description
0x000	CRYOTIMER_CTRL	RW	Control Register
0x004	CRYOTIMER_PERIODSEL	RW	Interrupt Duration
0x008	CRYOTIMER_CNT	R	Counter Value
0x00C	CRYOTIMER_EM4WUEN	RW	Wake Up Enable
0x010	CRYOTIMER_IF	R	Interrupt Flag Register
0x014	CRYOTIMER_IFS	W1	Interrupt Flag Set Register
0x018	CRYOTIMER_IFC	(R)W1	Interrupt Flag Clear Register
0x01C	CRYOTIMER_IEN	RW	Interrupt Enable Register

22.5 Register Description

22.5.1 CRYOTIMER_CTRL - Control Register

Ox000 PRESET Reset Reset <t< th=""><th>Offset</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th>Bi</th><th>t Po</th><th>siti</th><th>on</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></t<>	Offset															Bi	t Po	siti	on														
Access Name Separate Separat	0x000	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	∞	7	9	2	4	က	2	_	0
Name SS SS NA	Reset			•		•	•										•	•						•			0×0	•		0x0		0	0
Name S S S S S S S S S S S S S S S S S S S	Access																										₩ M			₽		₹	₽
	Name																										PRESC			OSCSEL		DEBUGRUN	EN

					PRE	OSC	DEBI
Bit	Name	Reset	Access	Description			
31:8	Reserved	To ensure comp tions	atibility v	vith future devices, always write bits to 0. Mon	re informatio	on in 1.2 C	onven-
7:5	PRESC	0x0	RW	Prescaler Setting			
	These bits select t	the prescaling factor.					
	Value	Mode		Description			
	0	DIV1		LF Oscillator frequency undivided			
	1	DIV2		LF Oscillator frequency divided by 2			
	2	DIV4		LF Oscillator frequency divided by 4			
	3	DIV8		LF Oscillator frequency divided by 8			
	4	DIV16		LF Oscillator frequency divided by 16			
	5	DIV32		LF Oscillator frequency divided by 32			
	6	DIV64		LF Oscillator frequency divided by 64			
	7	DIV128		LF Oscillator frequency divided by 128			
4:2	OSCSEL	0x0 I	RW	Select Low Frequency Oscillator			
	These bits select the be selected is read		illator for	the CRYOTIMER operation. This field should	d be set afte	er the oscil	lator to
	Value	Mode		Description			
	0	DISABLED		Output is driven low			
	1	LFRCO		Select Low Frequency RC Oscillator			
	2	LFXO		Select Low Frequency Crystal Oscillator			
	3	ULFRCO		Select Ultra Low Frequency RC Oscillator			
1	DEBUGRUN	0	RW	Debug Mode Run Enable			
	Set this bit to enal	ole CRYOTIMER to ru	ın in deb	ug mode.			
0	EN	0 I	RW	Enable CRYOTIMER			
	Set this bit to start selected is ready.	the CRYOTIMER. CI	ear this t	oit to reset the CRYOTIMER. This bit should	be set after	the oscilla	tor to be

22.5.2 CRYOTIMER_PERIODSEL - Interrupt Duration

	_	<u> </u>				
Offset				Bit Position		
0x004	28 29 27 27 26 28 29 29 20 27 27 28 28 28 29 27 27 27 27 27 27 27 27 27 27 27 27 27	25 24 23 23	2 2 5	5 8 7 9 5 4	0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	
Reset						0x20
Access						RW
Name						PERIODSEL
Bit	Name	Reset	Access	Description		
31:6	Reserved	To ensure contions	mpatibility v	vith future devices, alwa	ays write bits to 0. More	information in 1.2 Conven-
5:0	PERIODSEL	0x20	RW	Interrupts/Wakeup E	Events Period Setting	
	Defines the duration b	petween the Inte	errupts/Wak	eup events based on t	he pre-scaled clock.	
	Value			Description		
	0			Wakeup event after e	very Pre-scaled clock cy	cle.
	1			Wakeup event after 2	Pre-scaled clock cycles	
	2			Wakeup event after 4	Pre-scaled clock cycles	
	3			Wakeup event after 8	Pre-scaled clock cycles	
	4			Wakeup event after 1	6 Pre-scaled clock cycle	S.
	5			Wakeup event after 3	2 Pre-scaled clock cycle	S.
	6			Wakeup event after 6	4 Pre-scaled clock cycle	S.
	7			Wakeup event after 1	28 Pre-scaled clock cycl	es.
	8			Wakeup event after 2	56 Pre-scaled clock cycl	es.
	9			Wakeup event after 5	12 Pre-scaled clock cycl	es.
	10			Wakeup event after 1	k Pre-scaled clock cycle	S.
	11			Wakeup event after 2	k Pre-scaled clock cycle	S.
	12			Wakeup event after 4	k Pre-scaled clock cycle	S.
	13			Wakeup event after 8	k Pre-scaled clock cycle	S.
	14			Wakeup event after 1	6k Pre-scaled clock cycl	es.
	15			Wakeup event after 3	2k Pre-scaled clock cycl	es.
	16			Wakeup event after 6	4k Pre-scaled clock cycl	es.
	17			Wakeup event after 1	28k Pre-scaled clock cyc	cles.
	18			Wakeup event after 2	56k Pre-scaled clock cyc	cles.
	19			Wakeup event after 5	12k Pre-scaled clock cyc	cles.
	20			Wakeup event after 1	M Pre-scaled clock cycle	÷S.
	21			Wakeup event after 2	M Pre-scaled clock cycle	ès.
	22			Wakeup event after 4	M Pre-scaled clock cycle	9S.

Bit	Name	Reset	Access	Description
	23			Wakeup event after 8M Pre-scaled clock cycles.
	24			Wakeup event after 16M Pre-scaled clock cycles.
	25			Wakeup event after 32M Pre-scaled clock cycles.
	26			Wakeup event after 64M Pre-scaled clock cycles.
	27			Wakeup event after 128M Pre-scaled clock cycles.
	28			Wakeup event after 256M Pre-scaled clock cycles.
	29			Wakeup event after 512M Pre-scaled clock cycles.
	30			Wakeup event after 1024M Pre-scaled clock cycles.
	31			Wakeup event after 2048M Pre-scaled clock cycles.
	32			Wakeup event after 4096M Pre-scaled clock cycles.

22.5.3 CRYOTIMER_CNT - Counter Value

Offset															Bi	t Po	siti	on							
0x008	31	0 - 1 - 2 3 + 2 2 3 3 3 3 3 3 3 3																							
Reset		000000000000000000000000000000000000000																							
Access																۵	۷								
Name																Ę	5								

Bit	Name	Reset	Access	Description							
31:0	CNT	0x00000000	R	Counter Value							
	These bits hold the Counter value.										

22.5.4 CRYOTIMER_EM4WUEN - Wake Up Enable

Offset															Bi	t Pc	siti	on														
0x00C	31	30	29	28	27	26	25	24	23	22	21	20	19	8	17	16	15	4	13	12	=	10	စ	∞	7	9	5	4	က	2	_	0
Reset																																0
Access																																RW
Name																																EM4WU

Bit	Name	Reset	Access	Description							
31:1	Reserved	To ensure contions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-							
0	EM4WU	0	0 RW EM4 Wake-up Enable								
Write 1 to enable wake-up request, write 0 to disable wake-up request.											

22.5.5 CRYOTIMER_IF - Interrupt Flag Register

Offset		Bit Position																														
0x010	31	30	29	28	27	26	25	24	23	22	21	20	19	9	17	16	15	4	13	12	1	10	တ	8	7	9	5	4	3	2	_	0
Reset			•		•			•												•					•	•	•					0
Access																																2
Name																																PERIOD

Bit	Name	Reset	Access	Description
31:1	Reserved	To ensure c	ompatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
0	PERIOD	0	R	Wakeup Event/Interrupt
	Set when the Wakeu	ıp event/Interru	pt occurs.	

22.5.6 CRYOTIMER_IFS - Interrupt Flag Set Register

Offset		Bit Position																														
0x014	31	30	29	28	27	26	25	24	23	22	21	20	19	8	17	16	15	4	13	12	7	10	6	∞	7	9	5	4	က	2	1	0
Reset																																0
Access																																X
Name																																PERIOD

Bit	Name	Reset	Access	Description
31:1	Reserved	To ensure co	mpatibility (with future devices, always write bits to 0. More information in 1.2 Conven-
0	PERIOD	0	W1	Set PERIOD Interrupt Flag
	Write 1 to set the PE	RIOD interrupt f	lag	

22.5.7 CRYOTIMER_IFC - Interrupt Flag Clear Register

Offset	Bit Position	
0x018	33 34 37 38 39 39 39 39 39 39 39 39 39 39 39 39 39	0
Reset		0
Access		(R)W1
Name		PERIOD

Bit	Name	Reset	Access	Description
31:1	Reserved	To ensure cor tions	npatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
0	PERIOD	0	(R)W1	Clear PERIOD Interrupt Flag
	Write 1 to clear the Pl (This feature must be		0	ling returns the value of the IF and clears the corresponding interrupt flags .


22.5.8 CRYOTIMER_IEN - Interrupt Enable Register

Offset	Bit Position																															
0x01C	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	7	10	6	8	7	9	5	4	က	2	_	0
Reset																																0
Access																																ΑM
Name																																PERIOD

Bit	Name	Reset	Access	Description
31:1	Reserved	To ensure contions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
0	PERIOD	0	RW	PERIOD Interrupt Enable
	Enable/disable the P	ERIOD interrupt		

23. VDAC - Digital to Analog Converter





Quick Facts

What?

The VDAC is designed for low energy consumption, but can also provide very good performance. It can convert digital values to analog signals at up to 500 kilo samples/second with 12-bit accuracy.

Why?

The VDAC can be used to generate accurate analog signals for sound, sensors and other applications, using only a limited amount of energy.

How?

The VDAC can generate high-resolution analog signals while the MCU is operating at low frequencies and with low total power consumption. Using DMA and a timer, the VDAC can be used to generate waveforms without any CPU intervention. The VDAC is available down to Energy Mode 3.

23.1 Introduction

The Voltage Digital to Analog Converter (VDAC) can convert a digital value to an analog output voltage. The VDAC is fully differential rail-to-rail, with 12-bit resolution. It has two single ended output buffers which can be combined into one differential output. The VDAC may be used for a number of different applications such as sensor interfaces or sound output.

23.2 Features

- · 500 ksamples/s operation
- · Two single ended output channels
 - · Can be combined into one differential output
- Integrated prescaler with division factor selectable between 1-128
- · Selectable voltage reference
 - · Internal low noise 2.5 V
 - Internal low noise 1.25 V
 - · Internal low power 2.5 V
 - Internal low power 1.25 V
 - AVDD
 - · External Pin Reference
- · Conversion triggers
 - · Data write
 - · PRS input
 - · Refresh timer
 - LESENSE
- · Automatic refresh timer
 - · Selection from 16-64 DAC_CLK cycles
 - · Individual refresh enable for each channel
- · Interrupt generation on buffer empty or finished conversion
 - · Separate interrupt flags for each channel
- · PRS output pulse on finished conversion
 - · Separate line for each channel
- · DMA request on buffer empty
 - · Separate request for each channel
- · Support for offset and gain calibration
- · Output to dedicated pins or APORT bus
- · Internal connections to ADC and ACMP
- · Sine generation mode
- · Asynchronous clocking mode

23.3 Functional Description

An overview of the VDAC module is shown in the figure below.




Figure 23.1. VDAC Overview

23.3.1 Power Supply

The VDAC module power (V_{OPA}) is derived from the AVDD supply pin.

23.3.2 I/O Pin Considerations

The maximum usable analog signal that can be seen on external VDAC outputs depends on several factors: whether the signal is routed through the APORT, whether overvoltage is enabled, and on the IOVDD/AVDD supply voltages, as shown in the Table 23.1 Maximum Usable IO Voltage on page 756 table.

Table 23.1. Maximum Usable IO Voltage

Mariana IO Valtana (ADODT Mariana IO Valtana (ADODT M

VDAC Pin			Maximum IO Voltage (APORT UN- USED, OVT Disabled)
VDAC External VREF Inputs	N/A	MIN(AVDD, IOVDD)	MIN(AVDD, IOVDD)
VDAC Outputs	MIN(AVDD, IOVDD)	MIN(AVDD, IOVDD + 2 V)	MIN(AVDD, IOVDD)

23.3.3 Enabling and Disabling a Channel

A VDAC channel is enabled by writing 1 to the CHxEN and disabled by writing 1 to CHxDIS in VDACn_CMD. The channel enabled status can be read by polling the CHxENS bit in VDACn_STATUS. This bit will go high immediately following a write to CHxEN. After disabling a channel the CHxENS bit will stay high until the VDAC channel is completely disabled.

Software should configure the VDAC before enabling a channel. Software *must not* write to any of the following registers while *either* CH0ENS or CH1ENS are set:

- VDACn_CTRL
- VDACn CHxCTRL
- VDACn_OPAxTIMER

A VDAC channel will not begin driving its output before it is enabled *and* has received a conversion trigger, see 23.3.4.3 Conversion Trigger. After a channel is enabled it will listen for trigger sources specified in TRIGMODE in VDACn_CHxCTRL. If TRIGMODE is set to SW, SWPRS or SWREFRESH and a value was written to CHxDATA or COMBDATA before enabling the channel a conversion will start immediately when the channel is enabled. When disabling a channel any pending triggers are flushed.

23.3.4 Conversions

The VDAC consists of two channels (channel 0 and 1) with separate 12-bit data registers (VDACn_CH0DATA and VDACn_CH1DATA). These can be used to produce two independent single ended outputs or the channel 0 register can be used to drive both outputs in differential mode. The VDAC supports two conversion modes: continuous and sample/off.

23.3.4.1 Continuous Mode

In continuous mode the VDAC channels will drive their outputs continuously with the data in the VDACn_CHxDATA registers. A channel is configured in continuous mode by programming the CONVMODE bitfield in VDACn_CHxCTRL to CONTINUOUS. This mode will maintain the output voltage and no manual refresh is needed.

In continuous mode the SETTLETIME field in VDACn OPAxTIMER should be programmed to zero to achive the maximum update rate.

23.3.4.2 Sample/Off Mode

In sample/off mode the VDAC will only drive the output for a limited time per conversion. A channel is configured in sample/off mode by programming the CONVMODE bitfield in VDACn_CHxCTRL to SAMPLEOFF. How long the channel should drive the output can be controlled by programming the SETTLETIME field in the VDACn_OPAxTIMER register. The VDAC will drive the output for SETTLE-TIME f_{DAC_CLK} cycles before tristating the output again (and therefore if SETTLETIME is set to zero, the output will never be driven when using sample/off mode).

23.3.4.3 Conversion Trigger

Conversions can only be done while a channel is enabled, see 23.3.3 Enabling and Disabling a Channel.

If TRIGMODE is programmed to SW, SWPRS or SWREFRESH a conversion can be started by writing to the VDACn_CHxDATA register. The data registers are also mapped to a combined data register, VDACn_COMBDATA, where the data values for both channels can be written simultaneously. Writing to this register will trigger all enabled channels.

If TRIGMODE is programmed to PRS or SWPRS, a conversion can be started by an incoming pulse on the PRS channel selected in PRSSEL in VDACn_CHxCTRL. The PRSASYNC bit in VDACn_CHxCTRL determines if the VDAC expects a PRS pulse coming from a synchronous or asynchronous PRS producer.

If TRIGMODE is programmed to REFRESH or SWREFRESH a conversion will start on an overflow of the internal refresh timer. See 23.3.10 Refresh Timer.

If TRIGMODE is programmed to LESENSE a conversion will start when the LESENSE block sends a request. This setting needs to be selected whenever the channel is under LESENE control.

23.3.4.4 PRS Triggers

PRS triggers can be used to set a constant sample frequency, for instance by using a TIMER. In order to get a jitter-free sample rate, set DACCLKMODE to SYNC, set the CH0PRESCRST bit and clear the PRSASYNC bit. Note that this is only possible for channel 0.

The PRSASYNC bit tells whether the VDAC expects a synchronous PRS producer or not. When this bit is cleared, the PRS pulse must come from a synchronous producer and HFPERCLK must be running (this clock is turned off in EM2 and below). When PRSASYNC is set, the corresponding PRS channels should also bet configued as asynchronous (see the PRS chapter).

When either DACCLKMODE is set to ASYNC or the PRSASYNC bit is set, the sample frequency cannot be guaranteed to be jitter-free with respect to the PRS pulses.

The PRS frequency should never be higher than 0.5 MHz (the fastest possible sample rate). In addition the PRS frequency should not be higher than f_{HFPERCLK}/12 (in synchronous mode). If the PRS frequency is set too high, some PRS pulses will be dropped and the output can jitter.

23.3.5 Reference Selection

These voltage references are available and are selected by programming the REFSEL field in VDACn CTRL.

- Internal 1.25 V Low Noise Bandgap Reference
- Internal 2.5 V Low Noise Bandgap Reference
- Internal 1.25 V Low Power Bandgap Reference
- · Internal 2.5 V Low Power Bandgap Reference
- AVDD

· External Pin

23.3.6 Warmup Time and Initial Conversion

When a channel is first enabled it needs to warm up. This is performed automatically during the first conversion. The time required to warm up depends on the programmed DRIVESTRENGTH field in VDACn_OPAx_CTRL. In Table 23.2 VDAC Warmup Time on page 758 the minimum WARMUPTIME field for each drive strength is specified. Software is responsible for programming the correct value to WARMUPTIME before enabling a channel. If the time is programmed too short, an undefined voltage may be output until the VDAC settles.

The CHxWARM bits in VDACn STATUS are set when the warmup period has completed.

A consequence of the warmup period is that in continuous mode, the first conversion might take longer than the following conversions. In order to make sure all samples have the same timing, perform a dummy conversion to make the VDAC settle to a known voltage first.

Table 23.2. VDAC Warmup Time

DRIVESTRENGTH	WARMUPTIME
0	100 μs
1	85 µs
2	8 µs
3	8 µs

23.3.7 Analog Output

The output selection for each VDAC channel is configured in the VDACn_OPAx_OUT registers. Each VDAC channel has its own main output pin, VDACn_OUTx, that can be enabled with MAINOUTEN. In addition, several alternate outputs can be selected. These are enabled by first setting ALTOUTEN and then setting the corresponding bit(s) in ALTOUTPADEN. The VDAC output can also be routed to APORT by setting APORTOUTEN and configuring the APORTOUTSEL field to select the desired APORT.

The VDAC outputs also have direct internal connections to ADCs and ACMPs. These outputs are always enabled and can be selected by configuring the input selection for the ADC/ACMP.

In sample/off mode the VDAC will only drive the output for the duration programmed in SETTLETIME (in VDACn_OPAx_TIMER register) for each incoming conversion trigger. In continuous mode the VDAC will continue to drive the output until the channel is disabled. However, note that also in this mode a conversion trigger is needed before the output is enabled. See 23.3.3 Enabling and Disabling a Channel and 23.3.4.3 Conversion Trigger.

23.3.8 Output Mode

The two VDAC channels can act as two separate single ended channels or be combined into one differential channel. This is selected through the DIFF bit in VDACn_CTRL.

23.3.8.1 Single Ended Output

When operating in single ended mode, the channel 0 output is on VDACn_OUT0 and the channel 1 output is on VDACn_OUT1. The output voltage can be calculated using Figure 23.2 VDAC Single Ended Output Voltage on page 758

 $V_{OUT} = V_{VDACn OUTx} - V_{SS} = V_{ref} x CHxDATA/4095$

Figure 23.2. VDAC Single Ended Output Voltage

where CHxDATA is a 12-bit unsigned integer.

23.3.8.2 Differential Output

When operating in differential mode, both VDAC outputs are used. The differential conversion uses VDACn_CH0DATA as source. The positive output is on VDACn_OUT1 and the negative output is on VDACn_OUT0. Since the output can be negative, it is expected that

the data is written in 2's complement form with the MSB of the 12-bit value being the signed bit. The output voltage can be calculated using Figure 23.3 VDAC Differential Output Voltage on page 759:

$$V_{OUT} = V_{VDACn_OUT1} - V_{VDACn_OUT0} = V_{ref} x CH0DATA/2047$$

Figure 23.3. VDAC Differential Output Voltage

where CH0DATA is a 12-bit signed integer. The common mode voltage is $V_{ref}/2$.

When using differential mode, the user must make sure that both channels are set up identically. I.e. VDACn_CH0CTRL and VDACn_CH1CTRL must be programmed to identical values (with the exception that the PRSSEL bitfield is allowed to be programmed differently for usage together with the OUTENPRS feature). Similarly the user must program VDACn_OPA0TIMER and VDACn_OPA1TIMER to identical values.

23.3.9 Async Mode

The VDAC is default clocked from HFPERCLK, which is automatically turned off in EM2/3. In order to allow VDAC operation in EM2/3 an internal oscillator can be selected for the VDAC by setting the DACCLKMODE bitfield in VDACn_CTRL to ASYNC. Before entering EM2/3 software must make sure the channel is enabled first by polling CHxENS in VDACn_STATUS. Entering EM2/3 with an enabled VDAC channel while DACCLKMODE is set to SYNC is a programming error and will lead to EM23ERRIF getting set to 1.

In asynchronous mode both VDAC channels are not necessarily triggered synchronous to each other and therefore the user should not assume that e.g. PRS, refresh or VDACn_COMBDATA based conversion triggers are observed by both channels at the same time. In differential mode both channels will operate in lock step, even while using the asynchronous clocking mode.

23.3.10 Refresh Timer

The VDAC includes an internal refresh timer. The refresh timer is automatically started if a channel selects either REFRESH or SWRE-FRESH for TRIGMODE and the channel is enabled. The refresh timer will count the number of f_{DAC_CLK} cycles programmed in RE-FRESHPERIOD before wrapping and generating a conversion trigger.

23.3.11 Clock Prescaling

The VDAC has an internal clock prescaler, which can divide the input clock by any factor between 1 and 128, by setting the PRESC field in VDACn_CTRL. The resulting DAC_CLK is used by the converter core and the frequency is given by Figure 23.4 VDAC Clock Prescaling on page 759:

$$f_{DAC CLK} = f_{IN CLK} / (PRESC + 1)$$

Figure 23.4. VDAC Clock Prescaling

where f_{IN_CLK} is the input clock frequency. The f_{DAC_CLK} must be programmed to be at most 1 MHz. When the DACCLKMODE is set to SYNC, the input clock frequency is $f_{HFPERCLK}$. When DACCLKMODE is set to ASYNC, an internal 12Mhz oscillator is used. In this mode it is required that the PRESC field be program to 11 or higher.

The prescaler runs continuously when either of the channels are enabled. When running with a prescaler setting higher than 0, there will be an unpredictable delay from the time the conversion was triggered to the time the actual conversion takes place. This is because the conversions are controlled by the prescaled clock and the conversion can arrive at any time during a prescaled clock (DAC_CLK) period. A second reason for unpredictable delay between a trigger and the associated conversion is that the activity on one channel can impact whether the VDAC reference is warm or not and therefore it can impact whether warmup is required when using the other channel. The uncertainty related to the clock prescaler can be addressed by using CH0PRESCRST. If the CH0PRESCRST bit in VDACn_CTRL is set, the prescaler will be reset every time a conversion is triggered on channel 0. This leads to a predictable latency between channel 0 trigger and conversion (assuming the warmup sequence is deterministic as well). If channel 0 is used in continuous mode, the warmup sequence will only apply to its first conversion and software can use the CH0WARM status bit to determine if the VDAC has warmed up.

23.3.12 High Speed

The VDAC is able to do conversions up to 400 ksamples/s. In order to reach the maximum conversion rate it is recommended to configure the VDAC in the following way:

- 1. Make f_{DAC CLK} 1 Mhz
- 2. Set TRIGMODE to SW
- 3. Program SETTLETIME in OPAx_TIMER to 0

- 4. Set up a DMA transfer from a buffer in RAM to CHxDATA
- 5. Set CONVMODE to CONTINUOUS

23.3.13 Sine Generation Mode

The VDAC contains an automatic sine-generation mode, which is enabled by setting the SINEMODE bit in VDACn_CTRL. In this mode, the VDAC data is overridden with a conversion data taken from a sine lookup table. The sine signal is controlled by the PRS line selected by CH0PRSSEL in VDACn_CH0CTRL. When the line is high, a sine wave will be produced. Each period, starting at 0 degrees, is made up of 16 samples and the frequency is given by Figure 23.5 VDAC Sine Generation on page 760. In case OUTENPRS equals 1, lowering the PRS line selected by CH0PRSSEL will reset the sine output to 0 degrees resulting in a voltage of Vref/2 on the output channel. In case OUTENPRS equals 0, lowering the PRS line selected by CH0PRSSEL will stop progress of the sine wave at the sample currently being output (and the sine will therefore not be reset to 0 degrees when raising the PRS line again).

$$f_{sine} = f_{HFPERCLK} / 32 x (PRESC + 1)$$

Figure 23.5. VDAC Sine Generation

Sine mode is supported only for the fastest configuration of the VDAC in continuous mode. Therefore the CONVMODE bitfield needs to be set to CONTINUOUS and the SETTLETIME bitfield in VDACn_OPAxTIMER need to be programmed to zero for the used channel(s) in order to use sine generation mode. The TRIGMODE bitfield needs to be programmed to PRS for any channel used for sine generation mode. The other trigger modes are not supported.

The SINE wave will be output on channel 0 and therefore requires that this channel is enabled by writing 1 to CH0EN in the VDACn_CMD register. If DIFF is set in VDACn_CTRL, the sine wave will be output on both channels, but inverted. Note that when OUTENPRS in VDACn_CTRL is set, the sine output will be reset to 0 degrees when the PRS line selected by CH1PRSSEL is low.




Figure 23.6. VDAC Sine Mode

23.3.14 Interrupt Flags

The VDAC has several interrupt flags, indicating state transitions and error conditions.

In addition to the VDAC interrupt flags the VDAC registers contain interrupt flags for the OPAMP modules. See The OPAMP chapter for more information on these flags.

23.3.14.1 Conversion Done

The Conversion Done (CHxCD) interrupt flags are set when a conversion is complete. The flags are set after a channel has driven the output with the new code for the time programmed in SETTLETIME in VDACn OPAxTIMER.

23.3.14.2 Buffer Level

The Buffer Level (CHxBL) interrupt flags are set when there is space available in CHxDATA. These flags are initially set, get cleared when CHxDATA is written and set again when the value is used for a conversion.

23.3.14.3 Overflow/Underflow

If CHxDATA is written to while CHxBL is cleared, the channel overflow flag (CHxOF) will be set. If a new conversion is triggered (e.g. via PRS) before data is written to CHxDATA (CHxDATA is empty) the channel underflow flag (CHxUF) will be set.

23.3.14.4 EM2/3 Sleep Error

The VDAC can only operate in EM2/3 when DACCLKMODE is set to ASYNC. If EM2 or EM3 is entered while a channel is enabled and DACCLKMODE is set to SYNC the EM23ERRIF flag will be set.

23.3.15 PRS Outputs

The VDAC has two PRS outputs which will carry a one cycle (HFPERCLK) high pulse when the corresponding channel has finished a conversion. Only available when DACCLKMODE is set to SYNC.

23.3.16 DMA Request

Each channel sends a DMA request when there is space in the channel's data register (VDACn_CHxDATA). These registers are initially empty and also become empty every time a conversion is triggered. The request is cleared when VDACn_CHxDATA is written.

23.3.17 LESENSE Trigger Mode

The VDAC can be controlled by LESENSE by programming the TRIGMODE field in VDACn_CHxCTRL to LESENSE. In LESENSE mode the conversion data can come from either VDACn_CHxDATA registers or LESENSE registers, depending on the LESENSE configuration. The trigger events are also controlled by the LESENSE state machine. See the LESENSE chapter for more information.

23.3.18 Opamps

The VDAC includes a set of highly configurable opamps that can be accessed with the VDAC registers. OPA0 and OPA1 is used for the output stages of the two VDAC channels, but can be used as standalone opamps if the VDAC channels are not in use. Opamps with higher numbers are completely standalone. For a detailed description see the OPAMP chapter.

23.3.19 Calibration

The VDAC contains a calibration register, VDACn_CAL, where calibration values for both offset and gain correction can be written. The required (gain) calibration values depend on the chosen reference and on whether the main or alternative VDAC output is used. The Device Information page provides the required trim values depending on reference choice and output selection in the DEVINFO_VDACnMAINCAL, DEVINFO_VDACnALTCAL, and DEVINFO_VDACnCH1CAL locations.

The OPAMPs contain a calibration register, VDACn_OPAx_CAL, where calibration values for both offset and gain correction can be written. The required calibration settings depend on the chosen DRIVESTRENGTH. The required calibration values can be found in the Device Information pages. For a given OPAMP x, the calibration settings for DRIVESTRENGTH n can be found in DEVINFO_OPAx-CALn.

23.3.19.1 Channel 1 Calibration

For channel 1, the factory calibration values are only accurate for the main output. When using the alternative outputs or APORT, the error on the output may be larger than the data sheet values (even when loading values from DEVINFO_VDACn_ALTCAL). To get accurate output from channel 1, either use the main output or perform manual calibration.

23.3.19.2 Manual Calibration

To manually calibrate the VDAC:

- 1. Enable CH0 and CH1 in their desired modes
- 2. Set both channel outputs to 80% of full-scale by setting VDACn CHxDATA = 0xCCC
- 3. Measure CH0 output and sweep VDACn_CAL.GAINERRTRIM until the smallest calibration error is found
- 4. Measure CH1 output and sweep VDACn CAL.GAINERRTRIMCH1 until the smallest calibration error is found

The calibration error is given by

$$e = abs(V_{out}/(V_{REF} * 0.8) - 1)$$

Figure 23.7. Calibration Error

where V_{out} is the measured voltage at the pin and V_{REF} is the reference voltage.

Note that even if only CH1 is going to be used, the full calibration procedure should be followed. It is permissible to skip CH1 calibration if only CH0 is used. The following parameters influence the calibration. A change in any of these might require a re-calibration:

- VDACn CTRL.REFSEL
- VDACn OPAx OUT.MAINOUTEN
- VDACn_OPAx_OUT.ALTOUTEN
- VDACn_OPAx_CTRL.DRIVESTRENGTH

23.3.20 Warmup Mode

If the WARMUPMODE field in VDACn_CTRL is set to KEEPINSTANDBY, the VDAC keeps internal bias currents running between conversions. It does not reduce the startup time, but it can help reduce noise from the VDAC to other analog peripherals, like the ADC or ACMP.

23.4 Register Map

The offset register address is relative to the registers base address.

Offset	Name	Туре	Description
0x000	VDACn_CTRL	RW	Control Register
0x004	VDACn_STATUS	R	Status Register
0x008	VDACn_CH0CTRL	RW	Channel 0 Control Register
0x00C	VDACn_CH1CTRL	RW	Channel 1 Control Register
0x010	VDACn_CMD	W1	Command Register
0x014	VDACn_IF	R	Interrupt Flag Register
0x018	VDACn_IFS	W1	Interrupt Flag Set Register
0x01C	VDACn_IFC	(R)W1	Interrupt Flag Clear Register
0x020	VDACn_IEN	RW	Interrupt Enable Register
0x024	VDACn_CH0DATA	RWH	Channel 0 Data Register
0x028	VDACn_CH1DATA	RWH	Channel 1 Data Register
0x02C	VDACn_COMBDATA	W	Combined Data Register
0x030	VDACn_CAL	RW	Calibration Register
0x0A0	VDACn_OPA0_APORTREQ	R	Operational Amplifier APORT Request Status Register
0x0A4	VDACn_OPA0_APORTCONFLICT	R	Operational Amplifier APORT Conflict Status Register
0x0A8	VDACn_OPA0_CTRL	RW	Operational Amplifier Control Register
0x0AC	VDACn_OPA0_TIMER	RW	Operational Amplifier Timer Control Register
0x0B0	VDACn_OPA0_MUX	RW	Operational Amplifier Mux Configuration Register
0x0B4	VDACn_OPA0_OUT	RW	Operational Amplifier Output Configuration Register
0x0B8	VDACn_OPA0_CAL	RW	Operational Amplifier Calibration Register
0x0C0	VDACn_OPA1_APORTREQ	R	Operational Amplifier APORT Request Status Register
0x0C4	VDACn_OPA1_APORTCONFLICT	R	Operational Amplifier APORT Conflict Status Register
0x0C8	VDACn_OPA1_CTRL	RW	Operational Amplifier Control Register
0x0CC	VDACn_OPA1_TIMER	RW	Operational Amplifier Timer Control Register
0x0D0	VDACn_OPA1_MUX	RW	Operational Amplifier Mux Configuration Register
0x0D4	VDACn_OPA1_OUT	RW	Operational Amplifier Output Configuration Register
0x0D8	VDACn_OPA1_CAL	RW	Operational Amplifier Calibration Register

23.5 Register Description

23.5.1 VDACn_CTRL - Control Register

Offset															В	it Po	siti	on														
0x000	31	30	29	78	27	26	25	24	23	22	21	20	19	8	17	16	15	41	13	12	7	10	6	8	7	9	5	4	က	2	_	0
Reset	0			0			Š	OXO				•	00X0	•					•				0x0			0	0	0				0
Access	₽			₩ M			2	≥ Y					ΑW										₩			Z.	₹	Z.				RW
Name	DACCLKMODE			WARMUPMODE			7 7 7 7	JOINE SOUR EXICO					PRESC										REFSEL			CHOPRESCRST	OUTENPRS	SINEMODE				DIFF

Bit	Name	Reset	Access	Description
31	DACCLKMODE	0	RW	Clock Mode
	Selects DAC clock so	ource from synch	ronous or	asynchronous - with respect to Peripheral Clock - clock source
	Value	Mode		Description
	0	SYNC		Uses HFPERCLK to generate DAC_CLK, DAC will run with static settings in EM2 in this mode
	1	ASYNC		Uses internal VDAC oscillator to generate DAC_CLK. DAC will be available in EM2
30:29	Reserved	To ensure contions	npatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
28	WARMUPMODE	0	RW	Warm-up Mode
	Select Warm-up Mod	e for DAC		
	Value	Mode		Description
	0	NORMAL		DAC is shut off after each sample off conversion
	1	KEEPINSTAN	DBY	DAC is kept in standby mode between sample off conversions
27:26	Reserved	To ensure contions	npatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
25:24	REFRESHPERIOD	0x0	RW	Refresh Period
	Select refresh counte	r period. A chan	nel x will b	e refreshed with the period set in REFRESHPERIOD if the channel in

Select refresh counter period. A channel x will be refreshed with the period set in REFRESHPERIOD if the channel in VDACn_CHxCTRL has its TRIGMODE set to REFRESH or SWREFRESH.

Value	Mode	Description
0	8CYCLES	All channels with enabled refresh are refreshed every 8 DAC_CLK cycles
1	16CYCLES	All channels with enabled refresh are refreshed every 16 DAC_CLK cycles
2	32CYCLES	All channels with enabled refresh are refreshed every 32 DAC_CLK cycles

Bit	Name	Reset	Access	Description
	3	64CYCLES		All channels with enabled refresh are refreshed every 64 DAC_CLK cycles
23	Reserved	To ensure contions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
22:16	PRESC	0x00	RW	Prescaler Setting for DAC Clock
	Selected DAC clock (DAC_CLK)	source (as selec	cted by DAC	CCLKMODE) is prescaled by PRESC+1 to generated DAC clock
	Value	Description		
	PRESC	Clock divisior PRESC+1.	n factor of	- -
15:11	Reserved	To ensure contions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
10:8	REFSEL	0x0	RW	Reference Selection
	Select reference			
	Value	Mode		Description
	0	1V25LN		Internal low noise 1.25 V bandgap reference
	1	2V5LN		Internal low noise 2.5 V bandgap reference
	2	1V25		Internal 1.25 V bandgap reference
	3	2V5		Internal 2.5 V bandgap reference
	4	VDD		AVDD reference
	6	EXT		External pin reference
7	Reserved	To ensure contions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
6	CH0PRESCRST	0	RW	Channel 0 Start Reset Prescaler
	Select if prescaler (determining DAC	_CLK rate)	is reset on channel 0 start.
	Value			Description
	0			Prescaler not reset on channel 0 start
	1			Prescaler reset on channel 0 start
5	OUTENPRS	0	RW	PRS Controlled Output Enable
	Enable PRS Contro	l of DAC output e	nable.	
	Value			Description
	0			DAC output enable always on
	1			DAC output enable controlled by PRS signal selected for CH1
4	SINEMODE	0	RW	Sine Mode
	Enable/disable sine	mode.		
	Value			Description

Bit	Name	Reset	Access	Description						
	0			Sine mode disabled. Sine reset to 0 degrees						
	1			Sine mode enabled						
3:1	Reserved	To ensure tions	compatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-						
0	DIFF	0	RW	Differential Mode						
	Select single en	ded or differential	mode.							
	Value			Description						
	0			Single ended output						
	1			Differential output						

23.5.2 VDACn_STATUS - Status Register

Offset													Ві	it P	osit	ion															
0x004	30	29	28	27	26	25	24	23	22	21	20	6 8	17	16	15	4	13	5 5	1 4	= [2	၈	∞	_	9	5	4	က	2	_	0
Reset		0	0			0	0			0	0	·	0	0												0	0	_	_	0	0
Access		2	22			22	22			<u>~</u>	<u>د</u>		œ	~												2	22	22	œ	22	~
Name		OPA10UTVALID	OPA00UTVALID			OPA1WARM	OPA0WARM			OPA1ENS	OPA0ENS		OPA1APORTCONFLICT	OPA0APORTCONFLICT												CH1WARM	CHOWARM	CH1BL	CH0BL	CH1ENS	CHOENS
Bit	Name					Re	set			Aco	cess	s Des	crip	tio	n																
31:30	Resen	/ed				To tio		ure	сотр	atil	bility	with fu	ıture	de	vice	s, a	lwa	ys v	vrite	bit	s to	0. 1	Mor	e in	forr	natio	on ir	1.2	? Co	nver	7-
29	OPA10	DUT	VAL	.ID		0				R		OPA	A1 O	utp	out \	Vali	d St	tatu	s												
	OPA1	outp	ut is	se	ttled	exte	erna	lly a	t the	loa	d. Ir	n PRS t	rigge	ere	d m	ode	this	sta	tus	flaç	j is	not	use	ed (a	and	rem	ains	6 0).			
28	OPA00	TUC	VAL	.ID		0				R		OPA	A0 O	utp	out \	Valid	d St	tatu	S												
	OPA0	outp	ut is	se	ttled	exte	erna	lly a	t the	loa	d. Ir	PRS 1	rigge	ere	d m	ode	this	sta	tus	flag	j is	not	use	d (a	and	rem	ains	6 0).			
27:26	Resen	/ed				To tio		ure	сотр	atik	bility	with fu	ıture	de	vice	s, a	lwa	ys v	vrite	bit	s to	0. 1	Mor	e in	forr	natio	on ir	1.2	? Co	nver	7-
25	OPA1\	WAR	RM			0				R		OPA	A1 W	/arr	n S	tatu	S														
	OPA1	is wa	arm	and	dout	put	is er	nabl	ed. Ir	PF	RS t	riggere	d mo	ode	this	sta	tus	flag	is ı	not	use	d (a	and	ren	nain	s 0)	-				
24	OPA0\	NAR	M			0				R		OPA	W 0 <i>F</i>	/arr	n S	tatu	S														
	OPA0		arm	and	dout																										
23:22	Reser	/ed				To tio		ure	comp	atil	bility	with fu	ıture	de	vice	s, a	lwa _:	ys v	vrite	bit	s to	0. 1	Mor	e in	forr	natio	on ir	1.2	? Co	nver	7-
21	OPA1E	ENS				0				R		OPA	11 E	nak	oled	Sta	atus	•													
	This bi			vhe	n OF	PA1	is ei	nabl																							
20	OPA0E					0				R		OPA	40 E	nak	oled	Sta	atus	•													
	This bi		set v	vhe	n OF									•								_									
19:18	Reser	/ed				tio		ure	comp	atıl	oility	with fu	iture	de	vice	s, a	lwa _:	ys v	rrite	bit	s to	0. 1	Mor	e in	itori	natio	on ir	1.2	? Co	nver	1-
17	OPA1A FLICT	APO	RTC	ON	1-	0				R		OPA	A1 B	us	Cor	nflic	t O	utp	ut												
	1 if any	y of t	the A	APC	ORTs	s bei	ng r	equ	estec	l by	the	OPA1	are	also	be	ing	req	uest	ted	by a	ano	ther	ре	riph	era	l.					
16	OPA0A FLICT	APO	RTC	ON	1-	0				R		OPA	40 B	us	Cor	nflic	t O	utp	ut												
	1 if any	y of t	the A	APC	DRTs	bei	ng r	equ	estec	l by	the	OPA0	are	also	be	ing	req	uest	ed	by a	ano	ther	ре	riph	era	l					
15:6	Reserv	/ed				To		ure	comp	atil	bility	with fu	iture	de	vice	s, a	lwa	ys v	vrite	bit	s to	0. 1	Mor	e ir	for	natio	on ir	1.2	? Co	nver	7-

tions

Bit	Name	Reset	Access	Description
5	CH1WARM	0	R	Channel 1 Warm
3	-	-		Chaine i Walii
	This bit is set whe	en channel 1 is wa	arm.	
4	CH0WARM	0	R	Channel 0 Warm
	This bit is set whe	en channel 0 is w	arm.	
3	CH1BL	1	R	Channel 1 Buffer Level
	This bit is set whe	n there is space	for new data i	in CH1DATA.
2	CH0BL	1	R	Channel 0 Buffer Level
	This bit is set whe	n there is space	for new data i	in CH0DATA.
1	CH1ENS	0	R	Channel 1 Enabled Status
	This bit is set whe	en channel 1 is er	nabled.	
0	CH0ENS	0	R	Channel 0 Enabled Status
	This bit is set whe	en channel 0 is er	nabled.	

23.5.3 VDACn_CH0CTRL - Channel 0 Control Register

Offset										Bit P	osit	ion											
0x008	30 29 29	28	26	25	23	22	21	19	8	17	15	4 4	5 5	7	10	o (∞	7	9 4	9 4	က	7 -	- 0
Reset							1					000					0		5	}			0
Access									RW W										Š	2			\ \ \ \ \
									_						9	ပ္		Щ.	JC JE			DE	
Name												PRSSEL					PRSASYNC						CONVMODE
Bit	Name			Res	et		Acces	s	Desc	riptio	n												
31:16	Reserved			To e		com	npatibilit	/ wii	th futu	ıre de	vice	s, alwa	ays w	rite b	its to	O. N	1ore	e int	forma	tion ir	1.2 (Conve	en-
15:12	PRSSEL			0x0			RW		Chan	nel 0	PRS	S Trigg	ger S	elect									
	Select Cha	annel () PR	S inpu	t chan	nel.																	
	Value			Mod	de				Descr	ription)												
	0			PRS	SCH0				PRS (ch 0 t	rigge	ers a c	onver	sion.									
	1			PRS	SCH1				PRS (ch 1 t	rigge	ers a c	onver	sion.									
	2			PRS	SCH2				PRS (ch 2 t	rigge	ers a c	onver	sion.									
	3			PRS	SCH3				PRS	ch 3 t	rigge	ers a c	onver	sion.	•								
	4			PRS	SCH4				PRS	ch 4 t	rigge	ers a c	onver	sion.									
	5			PRS	SCH5				PRS (ch 5 t	rigge	ers a c	onver	sion.									
	6			PRS	SCH6				PRS	ch 6 t	rigge	ers a c	onver	sion.									
	7			PRS	SCH7				PRS	ch 7 t	rigge	ers a c	onver	sion.	•								
	8			PRS	SCH8				PRS	ch 8 t	rigge	ers a c	onver	sion.	•								
	9			PRS	SCH9				PRS (ch 9 t	rigge	ers a c	onver	sion.									
	10			PRS	SCH10)			PRS	ch 10	trigg	jers a	conve	ersio	n.								
	11			PRS	SCH11				PRS (ch 11	trigg	ers a	conve	ersior	٦.								
11:9	Reserved			To e		com	npatibilit	/ wii	th futu	ıre de	vice	s, alwa	ays w	rite b	oits to	o 0. N	/lore	e int	forma	tion ir	1.2	Conve	en-
8	PRSASYN	1C		0			RW		Chan	nel 0	PRS	S Asyr	nchro	nou	s En	able							
	Set this bi	t to 1 to	o trea	at PRS	S chan	nel a	as async	hro	nous														
7	Reserved			To e		com	npatibilit	/ wit	th futu	ıre de	vice	s, alwa	ays w	rite b	oits to	O. N	1ore	e int	forma	tion ir	1.2 (Conve	en-
6:4	TRIGMOD	ÞΕ		0x0			RW		Chan	nel 0	Trig	ger M	ode										
	Select Cha	annel () con	versio	n trigg	jer.																	
	Value			Mod	de				Descr	iptior	1												
	0			SW					Chan	nel 0	is tri	ggered	d by C	CH0D	ATA	or C	OM	1BD	ATA v	rite			
	1			PRS	3				Chan	nel 0	is tri	ggered	by F	PRS i	nput								

Bit	Name	Reset	Access	Description					
	2	REFRESH		Channel 0 is triggered by Refresh timer					
	3	SWPRS		Channel 0 is triggered by CH0DATA/COMBDATA write or PRS input					
	4	SWREFRES	SH	Channel 0 is triggered by CH0DATA/COMBDATA write or Refresh timer					
	5	LESENSE		Channel 0 is triggered by LESENSE					
3:1	Reserved	To ensure co	ompatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-					
0	CONVMODE	0	RW	Conversion Mode					
	Configure convers	ion mode.							
	Value	Mode		Description					
	0	CONTINUO	US	DAC channel 0 is set in continuous mode					
	1	SAMPLEOF	F	DAC channel 0 is set in sample/off mode					

23.5.4 VDACn_CH1CTRL - Channel 1 Control Register

Offset			Bit Position
0x00C	33 33 23 23 23 23 23 23 23 23 23 23 24 24 24 24 24 24 24 24 24 24 24 24 24	22 23 24 25 25 25 25 25 25 25 25 25 25 25 25 25	0 - 1 - 2 - 3 - 4 - 5 - 6 - 7 - 8 - 8 - 9 - 10 - 11 - 12 - 13 - 14 - 14 - 14 - 14 - 14 - 14 - 14
Reset			0 0 0 0
Access			<u>\$</u> <u>\$</u> <u>\$</u> <u>\$</u>
Name			PRSSEL TRIGMODE CONVMODE
			SS RS NT NO
Bit	Name	Reset Acce	ess Description
31:16	Reserved	To ensure compatibitions	ility with future devices, always write bits to 0. More information in 1.2 Conven-
15:12	PRSSEL	0x0 RW	Channel 1 PRS Trigger Select
	Select Channel 1	PRS input channel.	
	Value	Mode	Description
	0	PRSCH0	PRS ch 0 triggers a conversion.
	1	PRSCH1	PRS ch 1 triggers a conversion.
	2	PRSCH2	PRS ch 2 triggers a conversion.
	3	PRSCH3	PRS ch 3 triggers a conversion.
	4	PRSCH4	PRS ch 4 triggers a conversion.
	5	PRSCH5	PRS ch 5 triggers a conversion.
	6	PRSCH6	PRS ch 6 triggers a conversion.
	7	PRSCH7	PRS ch 7 triggers a conversion.
	8	PRSCH8	PRS ch 8 triggers a conversion.
	9	PRSCH9	PRS ch 9 triggers a conversion.
	10	PRSCH10	PRS ch 10 triggers a conversion.
	11	PRSCH11	PRS ch 11 triggers a conversion.
11:9	Reserved	To ensure compatibi	ility with future devices, always write bits to 0. More information in 1.2 Conven-
8	PRSASYNC	0 RW	Channel 1 PRS Asynchronous Enable
	Set this bit to 1 to	treat PRS channel as asy	nchronous
7	Reserved	To ensure compatibilitions	ility with future devices, always write bits to 0. More information in 1.2 Conven-
6:4	TRIGMODE	0x0 RW	Channel 1 Trigger Mode
	Select Channel 1	conversion trigger.	
	Value	Mode	Description
	0	SW	Channel 1 is triggered by CH1DATA or COMBDATA write
	1	PRS	Channel 1 is triggered by PRS input

Bit	Name	Reset	Access	Description
	2	REFRESH		Channel 1 is triggered by Refresh timer
	3	SWPRS		Channel 1 is triggered by CH1DATA/COMBDATA write or PRS input
	4	SWREFRES	SH	Channel 1 is triggered by CH1DATA/COMBDATA write or Refresh timer
	5	LESENSE		Channel 1 is triggered by LESENSE
3:1	Reserved	To ensure co	ompatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
0	CONVMODE	0	RW	Conversion Mode
	Configure convers	ion mode.		
	Value	Mode		Description
	0	CONTINUO	US	DAC channel 1 is set in continuous mode
	1	SAMPLEOF	F	DAC channel 1 is set in sample/off mode

23.5.5 VDACn_CMD - Command Register

Offset															Bi	t Po	siti	on														
0x010	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	7	10	စ	8	7	9	5	4	က	2	_	0
Reset			•			•	•		•		•		0	0	0	0							•						0	0	0	0
Access													W1	W1	W1	W1													W1	W1	W1	W1
Name													OPA1DIS	OPA1EN	OPA0DIS	OPA0EN													CH1DIS	CH1EN	CHODIS	CHOEN

Name	Reset	Access	Description
Reserved	To ensure o	compatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
OPA1DIS	0	W1	OPA1 Disable
Disables OPA1.			
OPA1EN	0	W1	OPA1 Enable
Enables OPA1			
OPA0DIS	0	W1	OPA0 Disable
Disables OPA0.			
OPA0EN	0	W1	OPA0 Enable
Enables OPA0			
Reserved	To ensure o	compatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
CH1DIS	0	W1	DAC Channel 1 Disable
Disables DAC Char	nel 1		
CH1EN	0	W1	DAC Channel 1 Enable
Enables DAC Chan	nel 1.		
CHODIS	0	W1	DAC Channel 0 Disable
Disables DAC Char	inel 0.		
CH0EN	0	W1	DAC Channel 0 Enable
Enables DAC Chan	nel 0		
	Reserved OPA1DIS Disables OPA1. OPA1EN Enables OPA1 OPA0DIS Disables OPA0. OPA0EN Enables OPA0 Reserved CH1DIS Disables DAC Chara CH1EN Enables DAC Chara CH0DIS Disables DAC Chara CH0DIS Disables DAC Chara CH0EN	Reserved To ensure of tions OPA1DIS OPA1DIS OPA1EN OPA1EN OPA0DIS OPA0DIS OPA0EN OPA0EN OPA0EN Enables OPA0 Enables OPA0 To ensure of tions CH1DIS O Disables DAC Channel 1 CH1EN O Enables DAC Channel 1. CH0DIS O Disables DAC Channel 0.	Reserved To ensure compatibility vitions OPA1DIS OPA1DIS OPA1EN OPA1EN OPA0EN OPA0DIS OPA0EN OPA0EN Enables OPA0 Reserved To ensure compatibility vitions CH1DIS OW1 Disables DAC Channel 1 CH0DIS OW1 Disables DAC Channel 0. CH0EN OW1 CH0EN OW1 CH0EN OW1 CH0EN OW1 CH1DIS OW1 CH0EN OW1 CH0EN OW1 CH1DIS OW1

23.5.6 VDACn_IF - Interrupt Flag Register

								_																										
Offset																Bi	t Po	siti	on															
0x014		33	2 8	2	78	27	56	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7		10	စ	∞	7	9	5	4	က	7	_	0
Reset		'	_	,	0		•				<u>'</u>	0	0			0	0	0									_	~	0	0	0	0	0	0
Access	•		Ω	<u> </u>	~							22	~			22	<u>~</u>	22									22	22	2	22	22	22	22	<u>د</u>
Name			OPA101T/VALID	0.00.00	OPA0OUTVALID							OPA1PRSTIMEDERR	OPA0PRSTIMEDERR			OPA1APORTCONFLICT	OPA0APORTCONFLICT	EM23ERR									CH1BL	CH0BL	CH1UF	CHOUF	CH10F	CHOOF	CH1CD	СНОСБ
Bit	١	Nam	е					Re	set			Ac	ces	s	Des	crip	tion																	
31:30	1	Rese	erved	d						ure	com	pati	bility	/ Wi	th fu	ture	dev	ices	, <i>al</i> ı	way	/S W	rite	bit	s to	0.	Mor	re in	forn	natio	n in	1.2	Col	nver	7-
29	(OPA1OUTVALID 0 R OPA1 Output Valid Interrupt Flag OPA1 output is settled externally at the load OPA0OUTVALID 0 R OPA0 Output Valid Interrupt Flag																																
	(OPA1OUTVALID 0 R OPA1 Output Valid Interrupt Flag OPA1 output is settled externally at the load OPA0OUTVALID 0 R OPA0 Output Valid Interrupt Flag																																
28	(
	(OPA	DPA1 output is settled externally at the load DPA0OUTVALID 0 R OPA0 Output Valid Interrupt Flag																															
27:22		Rese	erved	d 				To tio		ure	com	pati	bility	/ Wi	th fu	ture	dev	rices	, alı	way	/S W	rite	bit	s to	0.	Mor	e in	forn	natio	on in	1.2	Col	nver	1-
21		OPA DER		ST	IME	≣-		0				R			OPA	11 P	RS	Trig	ger	Мс	ode	Erre	or I	Inte	erru	pt F	Flag							
	l	Indic	ates	th	at ir	า TII	ME) PF	RS t	rigg	ered	l mo	de,	the	nega	ative	ed	ge o	f the	e P	RS	puls	e c	can	ne b	efo	re th	ie O	PA	outp	ut w	as v	valid	l
20		OPA DER		ST	IME	Ξ-		0				R			OPA	(0 P	RS	Trig	ger	Mc	ode	Erre	or I	Inte	erru	pt F	Flag							
	l	Indic	ates	th	at ir	า TII	ME) PF	RS t	rigg	ered	l mo	de,	the	nega	ative	ed	ge o	f the	e P	RS	puls	e c	can	ne b	efo	re th	e O	PA	outp	ut w	as v	valid	l
19:18	1	Rese	erved	d				To tio		ure	com	pati	bility	/ wi	th fu	ture	dev	ices	, alı	way	/S W	rite	bit	s to	0.	Mor	e in	forn	natio	n in	1.2	Col	nver	7-
17		OPA FLIC		OF	RTC	ON	-	0				R			OPA	1 B	us (Conf	flict	Οι	utpu	ıt In	ter	ruļ	pt F	lag								
	•	1 if a	ny o	f th	ne A	APO	RTs	bei	ing ı	requ	este	d b	y the	e Ol	PA1	are	also	bei	ng r	equ	uest	ed b	у а	ano	the	pe	riph	eral						
16		OPA FLIC		OF	RTC	ON	-	0				R			OPA	0 B	us (Conf	flict	Οι	utpu	ıt In	ter	ru	pt F	lag								
	•	1 if a	ny o	f th	ne A	APO	RTs	bei	ing ı	requ	este	d b	y the	e Ol	PA0	are	also	bei	ng r	equ	uest	ed b	у а	ano	the	pe	riph	eral						
15	I	EM2	3ER	R				0				R			EM2	2/3 E	ntr	/ Er	ror	Fla	g													
	;	Set v	vhen	g	oing	j to	EM	2/3 v	whil	e DA	ACC	LKN	/IOD	Εe	qual	s S	/NC	and	dad	cha	nne	l is e	ena	able	ed									
14:8		Rese	erved	1				To tio		ure	com	pati	bility	/ Wİ	th fu	ture	dev	rices	, alı	way	/S W	rite	bit	s to	0.	Mor	e in	forn	natio	on in	1.2	Col	nver	7-
7	(CH1	BL					1				R			Cha	nne	I 1 E	3uff	er L	.ev	el Ir	iteri	rup	t F	lag									

Indicates space available in CH1DATA.

Bit	Name	Reset	Access	Description
6	CH0BL	1	R	Channel 0 Buffer Level Interrupt Flag
	Indicates space	e available in CH0D	ATA.	
5	CH1UF	0	R	Channel 1 Data Underflow Interrupt Flag
	Indicates chan	nel 1 data underflow	<i>ı</i> .	
4	CH0UF	0	R	Channel 0 Data Underflow Interrupt Flag
	Indicates chan	nel 0 data underflow	<i>ı</i> .	
3	CH1OF	0	R	Channel 1 Data Overflow Interrupt Flag
	Indicates chan	nel 1 data overflow.		
2	CH0OF	0	R	Channel 0 Data Overflow Interrupt Flag
	Indicates chan	nel 0 data overflow.		
1	CH1CD	0	R	Channel 1 Conversion Done Interrupt Flag
	Indicates chan	nel 1 conversion cor	mplete.	
0	CH0CD	0	R	Channel 0 Conversion Done Interrupt Flag
	Indicates chan	nel 0 conversion cor	mplete.	

23.5.7 VDACn_IFS - Interrupt Flag Set Register

23.3.7 VI									,																							
Offset		1	1		1	1	T					ı		Bi	t Po	siti	on	1									1	ı	1			
0x018	33	59	28	27	26	25	24	23	22	7	20	19	8	17	16	15	4	13	12	7	5	2 ∙	ာ	∞	7	9	2	4	က	7	_	0
Reset		0	0							0	0			0	0	0											0	0	0	0	0	0
Access		N M	M							8	W1			W	W	W1											W Y	W1	M	M	M	W
Name		OPA10UTVALID	OPA0OUTVALID							OPA1PRSTIMEDERR	OPA0PRSTIMEDERR			OPA1APORTCONFLICT	OPA0APORTCONFLICT	EM23ERR											-FO	J.	JF	JF	CD	CD
		OPA	OPA							OPA	OPA			OPA	OPA	EM2											CH10F	CHOUF	CH10F	CH00F	CH1CD	СНОСБ
Bit	Name					Re	set			Ac	ces	s I	Des	crip	tion																	
31:30	Reserv	/ed						ure	com	pati	bility	v wit	th fu	ture	dev	rices	s, alv	way	/s w	rite	bits	s to	0. I	Иor	e in	forn	natio	n in	1.2	Col	nver	1-
29	OPA10	OPA1OUTVALID 0 W1 Set OPA1OUTVALID Interrupt Flag Write 1 to set the OPA1OUTVALID interrupt flag																														
	OPA1OUTVALID 0 W1 Set OPA1OUTVALID Interrupt Flag Write 1 to set the OPA1OUTVALID interrupt flag																															
28	OPA00	OPA1OUTVALID 0 W1 Set OPA1OUTVALID Interrupt Flag Write 1 to set the OPA1OUTVALID interrupt flag OPA0OUTVALID 0 W1 Set OPA0OUTVALID Interrupt Flag																														
	Write 1	Write 1 to set the OPA1OUTVALID interrupt flag OPA0OUTVALID 0 W1 Set OPA0OUTVALID Interrupt Flag Write 1 to set the OPA0OUTVALID interrupt flag																														
27:22	Reserv	OPA1OUTVALID 0 W1 Set OPA1OUTVALID Interrupt Flag Write 1 to set the OPA1OUTVALID interrupt flag OPA0OUTVALID 0 W1 Set OPA0OUTVALID Interrupt Flag														Col	nver	7-														
21	OPA1F DERR		TIMI	E-		0				W1		;	Set	OPA	1PI	RST	IME	DE	RR	Inte	erru	upt	Fla	g								
	Write 1	tos	set t	he (OPA	1PR	RSTI	ME	DER	R in	terr	upt	flag																			
20	OPA0F DERR	PRS	TIMI	E-		0				W1		;	Set	OPA	(OPI	RST	IME	DE	RR	Inte	erru	upt	Fla	g								
	Write 1	tos	set t	he (OPA	0PR	RSTI	ME	DER	R in	terr	upt	flag																			
19:18	Reserv	/ed				To tion		ure	com	pati	bility	v wit	th fu	ture	dev	rices	s, alv	way	/S W	rite	bits	s to	0. 1	Mor	e in	forn	natio	n in	1.2	Col	nver	7-
17	OPA1A FLICT	APO	RTC	CON	-	0				W1			Set	OPA	1AI	POR	RTC	ON	FLI	CTI	nte	erru	ıpt l	Fla	g							
	Write 1	tos	set t	he (OPA	1AP	POR	TCC	NFL	ICT	inte	erru	pt fla	ag																		
16	OPA0A FLICT	APO	RTC	CON	-	0				W1			Set	OPA	(OAI	POR	RTC	ON	FLI	CTI	nte	erru	pt l	Fla	g							
	Write 1	tos	set t	he (OPA	0AP	OR	TCC	NFL	ICT	inte	erru	pt fla	ag																		
15	EM23E	RR				0				W1		,	Set	EM2	23EF	RR I	ntei	rrup	pt F	lag												
	Write 1	tos	set t	he E	EM2	3ER	RR ir	nterr	upt f	lag																						
14:6	Reserv	/ed				To tio		ure	com	pati	bility	/ wit	th fu	ture	dev	ices	s, alv	way	/S W	rite	bits	s to	O. I	Mor	e in	forn	natio	n in	1.2	Col	nver	7-
5	CH1UF	=				0				W1			Set	CH1	UF	Inte	rru	pt F	Flag													
	Write 1	tos	set t	he (CH1	UF i	inter	rupt	flag																							

Bit	Name	Reset	Access	Description
4	CH0UF	0	W1	Set CH0UF Interrupt Flag
	Write 1 to set the	ne CH0UF interrupt	flag	
3	CH1OF	0	W1	Set CH1OF Interrupt Flag
	Write 1 to set the	ne CH1OF interrupt	flag	
2	CH0OF	0	W1	Set CH0OF Interrupt Flag
	Write 1 to set the	ne CH0OF interrupt	flag	
1	CH1CD	0	W1	Set CH1CD Interrupt Flag
	Write 1 to set the	ne CH1CD interrupt	flag	
0	CH0CD	0	W1	Set CH0CD Interrupt Flag
	Write 1 to set the	ne CH0CD interrupt	flag	

23.5.8 VDACn_IFC - Interrupt Flag Clear Register

Offset														Bit	t Po	siti	on														
0x01C	30	29	28	27	26	25	24	23	22	21	20	19	8	17	16	15	4	13	12	: =	9	6	∞	7	9	2	4	က	7	_	0
Reset		0	0		1					0	0			0	0	0										0	0	0	0	0	0
Access		(R)W1	(R)W1							(R)W1	(R)W1			(R)W1	(R)W1	(R)W1										(R)W1	(R)W1	(R)W1	(R)W1	(R)W1	(R)W1
		(F)	(F)							<u>r</u>	<u>R</u>					(F)										<u>(F)</u>	(F)	E.	<u>r</u>	<u>(F)</u>	<u>В</u>
Name		OPA10UTVALID	OPA0OUTVALID							OPA1PRSTIMEDERR	OPA0PRSTIMEDERR			OPA1APORTCONFLICT	OPA0APORTCONFLICT	EM23ERR										CH1UF	CH0UF	CH10F	CH00F	CH1CD	СНОСБ
Bit	Name					Res	set			Acc	cess	s D	esc	rip	tion																
31:30	Reser	ved						ure	com	oatil	oility	with	futu	ıre	dev	rices	s, al	way	/S W	rite i	bits	to 0	. Mo	re in	form	natio	on in	1.2	Coi	nver	1-
29	OPA10	OPA1OUTVALID 0 (R)W1 Clear OPA1OUTVALID Interrupt Flag Write 1 to clear the OPA1OUTVALID interrupt flag. Reading returns the value of the IF and clears the corresponding rupt flags (This feature must be enabled globally in MSC.). OPA0OUTVALID 0 (R)W1 Clear OPA0OUTVALID Interrupt Flag																													
		OPA1OUTVALID 0 (R)W1 Clear OPA1OUTVALID Interrupt Flag Write 1 to clear the OPA1OUTVALID interrupt flag. Reading returns the value of the IF and clears the correspondir rupt flags (This feature must be enabled globally in MSC.). OPA0OUTVALID 0 (R)W1 Clear OPA0OUTVALID Interrupt Flag Write 1 to clear the OPA0OUTVALID interrupt flag. Reading returns the value of the IF and clears the correspondir														ing	inter	-													
28	OPA00	Write 1 to clear the OPA1OUTVALID interrupt flag. Reading returns the value of the IF and clears the correspondir rupt flags (This feature must be enabled globally in MSC.). OPA0OUTVALID 0 (R)W1 Clear OPA0OUTVALID Interrupt Flag																													
	Write rupt fla	To ensure compatibility with future devices, always write bits to 0. More information in 1.2 of tions OPA1OUTVALID OR (R)W1 Clear OPA1OUTVALID Interrupt Flag Write 1 to clear the OPA1OUTVALID interrupt flag. Reading returns the value of the IF and clears the corresponding rupt flags (This feature must be enabled globally in MSC.). OPA0OUTVALID OR (R)W1 Clear OPA0OUTVALID Interrupt Flag Write 1 to clear the OPA0OUTVALID interrupt flag. Reading returns the value of the IF and clears the corresponding rupt flags (This feature must be enabled globally in MSC.). Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 of tions OPA1PRSTIME- OR (R)W1 Clear OPA1PRSTIMEDERR Interrupt Flag														ing	inter	-													
27:22	Reser	Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 of tions OPA1OUTVALID ORATOUTVALID O														Coi	nver)-													
21	OPA1I DERR	OPA1OUTVALID 0 (R)W1 Clear OPA1OUTVALID Interrupt Flag Write 1 to clear the OPA1OUTVALID interrupt flag. Reading returns the value of the IF and clears the corresponding rupt flags (This feature must be enabled globally in MSC.). OPA0OUTVALID 0 (R)W1 Clear OPA0OUTVALID Interrupt Flag Write 1 to clear the OPA0OUTVALID interrupt flag. Reading returns the value of the IF and clears the corresponding rupt flags (This feature must be enabled globally in MSC.). Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 (tions) OPA1PRSTIME- ORA1PRSTIME- ORA1PRSTIMEDERR Interrupt Flag																													
																	retu	ırns	the	valu	ie o	f the	: IF a	and o	clear	rs th	ie co	orres	spor	ding	9
20	OPA0I DERR		TIM	E-		0				(R)	W1	С	lear	OI	PA0	PRS	STIN	MEC	DEF	RR Ir	iteri	rupt	Flag	9							
	Write 'interru																retu	ırns	the	valu	ie o	f the	lF a	and o	clear	rs th	ie co	orres	spon	ding)
19:18	Reser	ved				To d		ure	сот	oatil	oility	with	futu	ire	dev	rices	s, al	way	/s w	rite	bits	to 0	. Мо	re in	form	natio	on in	1.2	Coi	nver)-
17	OPA1/ FLICT		RTC	CON	-	0				(R)	W1	С	lear	OI	PA1	AP	ORT	гсо	NF	LIC	ΓInt	erru	ıpt F	lag							
	Write 'interru																ng re	etur	ns t	the v	alue	e of	the I	F an	d cle	ears	the	cor	resp	ond	ing
16	OPA0/ FLICT		RTC	CON	-	0				(R)	W1	С	lear	OI	PA0	AP	ORT	ГСО	NF	LIC	ΓInt	erru	ıpt F	lag							
	Write 'interru																ng re	etur	ns	the v	alue	e of	the I	F an	d cl	ears	the	cor	resp	ond	ing
15	EM23I	ERR	,			0				(R)	W1	С	lear	ΕN	VI23	ERF	₹ In	terr	up	t Fla	g										
	Write flags (etur	rns t	the	valu	ie of	f the	e IF	and	clea	ars th	ne co	orres	spor	ndin	g int	erru	pt	

Bit	Name	Reset	Access	Description
14:6	Reserved	To ensure o	compatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
5	CH1UF	0	(R)W1	Clear CH1UF Interrupt Flag
		ne CH1UF interru _l st be enabled glob		ng returns the value of the IF and clears the corresponding interrupt flags .
4	CH0UF	0	(R)W1	Clear CH0UF Interrupt Flag
		ne CH0UF interru st be enabled glob		ng returns the value of the IF and clears the corresponding interrupt flags .
3	CH1OF	0	(R)W1	Clear CH1OF Interrupt Flag
		ne CH1OF interru st be enabled glob		ng returns the value of the IF and clears the corresponding interrupt flags .
2	CH0OF	0	(R)W1	Clear CH0OF Interrupt Flag
		ne CH0OF interru st be enabled glob		ng returns the value of the IF and clears the corresponding interrupt flags .
1	CH1CD	0	(R)W1	Clear CH1CD Interrupt Flag
		ne CH1CD interru st be enabled glob		ng returns the value of the IF and clears the corresponding interrupt flags .
0	CH0CD	0	(R)W1	Clear CH0CD Interrupt Flag
		ne CH0CD interru st be enabled glob		ng returns the value of the IF and clears the corresponding interrupt flags .

23.5.9 VDACn_IEN - Interrupt Enable Register

Offset																E	it I	Po	sitio	on																
0x020	30	59	28	27	i	97	25	24	; g	23	22	7	20	19	2 8	1	6	0	15	4	13	2 9	12	7	9		n 0	5	_	9	2	4	က	7	_	0
Reset		0	0									0	0			c	-	5	0										0	0	0	0	0	0	0	0
Access		Z.	W.									% N	RW			N N	2	<u>}</u>	RW										× Y	X M	8 N	R W	R W	RW	Z.	RW
Name		OPA10UTVALID	OPA0OUTVALID									OPA1PRSTIMEDERR	OPA0PRSTIMEDERR			OPA1APORTCONFI ICT	٠.	RICONFLICI	EM23ERR										CH1BL	CH0BL	CH1UF	CHOUF	CH10F	CHOOF	CH1CD	СНОСД
Bit	Name						Re	set	t			Ac	ces	s	De	scri	ptic	on																		
31:30	Reserv	⁄ed					To tio		sur	re d	com	pati	bilit	y w	ith f	utur	e d	evi	ces	, al	way	ys	wri	te k	oits	to	0. M	ore	in	forn	natio	on ir	1.2	? Co	nvei	1-
29	OPA10	DUT	VAL	.ID			0					RV	V		OP	A 10	U	ΓVA	۱LI	D In	iter	rru	pt	Ena	able	е										
	Enable	/dis	able	th	e C)P/	110	TUC	ΓVA	٩LI	D ir	nterr	upt																							
28	OPA00						0					RV			OP	A0C	UT	ΓVA	\LII	D In	iter	rru	pt	Ena	able	е										
	Enable		able	th	e C)P/																														
27:22	Reserv	red					To tio		sur	re d	com	pati	bilit	y w	ith f	utur	e d	evi	ces	, al	way	ys	wri	te k	oits	to	0. M	ore	in	forn	natio	on ir	1.2	? Co	nvei	1-
21	OPA1F DERR	PRS		0					RV	V		OP	A1F	RS	IT	ME	DEI	RR	In	ter	rup	tΕ	na	ble												
	Enable	/dis	able	th:	e C)P/	\1F	PRS	ITE	ME	DE	RR	inte	rru	pt																					
20	OPA0F DERR	PRS	TIMI	E-			0					RV	V		OP	A0F	RS	IT	ME	DEI	RR	In	ter	rup	t E	na	ble									
	Enable	/dis	able	th	e C)P/	\0F	PRS	STI	ME	DE	RR	inte	rru	pt																					
19:18	Reserv	⁄ed					To tio		sur	re d	com	pati	bilit	y w	ith f	utur	e d	evi	ces	, al	way	ys	wri	te k	oits	to	0. M	ore	in	forn	natio	on ir	1.2	? Co	nvei	7-
17	OPA1A FLICT	PO	RTC	Ю	N-		0					RV	V		OP	A1 <i>A</i>	PC	OR'	тс	ONF	FLI	СТ	ln	teri	up	t E	nab	le								
	Enable	/dis	able	th:	e C)P/	1/	APC	DR ⁻	TC	ON	FLIC	CT ii	nter	rrup	t																				
16	OPA0A FLICT	PO	RTC	Ю	N-		0					RV	V		OP	A0A	PC	DR'	тс	ONF	FLI	СТ	ln	teri	up	t E	nab	le								
	Enable	/dis	able	th:	e C)PA	\OA	APC	DR ⁻	TC	ON	FLIC	CT ii	nter	rrup	t																				
15	EM23E	RR					0					RV	V		EM	23E	RF	R Ir	iter	rup	t E	na	ble	•												
	Enable	/dis	able	th	e E	EM2	23E	RF	R in	nter	rup	t																								
14:8	Reserv	red					To tio		sur	re d	com	pati	bilit	y w	ith f	utur	e d	evi	ces	a, al	way	ys	wri	te Ł	oits	to	0. M	ore	in	forn	natio	on ir	1.2	? Co	nvei	1-
7	CH1BL	-					0					RV	٧		СН	1BL	. In	ter	rup	t E	nal	ble	,													

Enable/disable the CH1BL interrupt

Bit	Name	Reset	Access	Description	
6	CH0BL	0	RW		
0	CHUBL	U	KVV	CH0BL Interrupt Enable	
	Enable/disable t	he CH0BL interrupt			
5	CH1UF	0	RW	CH1UF Interrupt Enable	
	Enable/disable t	he CH1UF interrupt			
4	CH0UF	0	RW	CH0UF Interrupt Enable	
	Enable/disable t	he CH0UF interrupt			
3	CH1OF	0	RW	CH1OF Interrupt Enable	
	Enable/disable t	he CH1OF interrupt			
2	CH0OF	0	RW	CH0OF Interrupt Enable	
	Enable/disable t	he CH0OF interrupt			
1	CH1CD	0	RW	CH1CD Interrupt Enable	
	Enable/disable t	he CH1CD interrupt			
0	CH0CD	0	RW	CH0CD Interrupt Enable	
	Enable/disable t	he CH0CD interrupt			

23.5.10 VDACn_CH0DATA - Channel 0 Data Register

Offset															Bi	t Pc	siti	on														
0x024	31	30	29	78	27	26	25	24	23	22	21	20	19	8	17	16	15	4	13	12	7	10	6	œ	7	9	5	4	က	2	_	0
Reset																										008	noxn					
Access																											[} }					
Name																										Y	<u> </u>					

Bit	Name	Reset	Access	Description
31:12	Reserved	To ensure co	ompatibility	with future devices, always write bits to 0. More information in 1.2 Conven-
11:0	DATA	0x800	RWH	Channel 0 Data
	This register contains	s the value which	ch will be co	nverted by DAC channel 0.

23.5.11 VDACn_CH1DATA - Channel 1 Data Register

Offset															Bi	t Po	siti	on														
0x028	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	11	10	တ	8	7	9	2	4	က	2	_	0
Reset		•		1					•	1				•	•								1			0,0	nyonn		•			
Access																																
Name																										\ \ C	<u> </u>					

Bit	Name	Reset	Access	Description
31:12	Reserved	To ensure cor tions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
11:0	DATA	0x800	RWH	Channel 1 Data
	This register contains	the value which	n will be co	nverted by DAC channel 1.

23.5.12 VDACn_COMBDATA - Combined Data Register

Offset		Bit Position
0x02C	30 29 28	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
Reset		008800
Access		>
Name		СН1 DATA

Bit	Name	Reset	Access	Description
31:28	Reserved	To ensure cor tions	npatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
27:16	CH1DATA	0x800	W	Channel 1 Data
	Data written to this re	gister will be wri	itten to DA	TA in VDACn_CH1DATA.
15:12	Reserved	To ensure cor tions	npatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
11:0	CH0DATA	0x800	W	Channel 0 Data
	Data written to this re	gister will be wri	itten to DA	TA in VDACn_CH0DATA.

23.5.13 VDACn_CAL - Calibration Register

Offset															В	it P	ositi	on														
0x030	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	2	4	က	2	_	0
Reset								•						0	S S S						()	OXXO						•			0x4	
Access														2	≩ Y						2	<u>}</u>									¥ ≷	
Name														CANIEDEDA	GAINERKI KIMOHI							GAINERRI RIIVI									OFFSETTRIM	

				<i>P</i> 9		79		<u> </u>
Bit	Name	Reset	Access	s Description				
31:20	Reserved	To ensure contions	npatibility	with future dev	ices, alv	ways write bits to 0. Mo	re information in 1.2	? Conven-
19:16	GAINERRTRIMCH1	0x8	RW	Gain Error	Γrim Va	lue for CH1		
	This register contains FO_VDACnCH1CAL	•		•	n with D	evice Information value	found in DEVIN-	
15:14	Reserved	To ensure contions	npatibility	with future dev	ices, alı	ways write bits to 0. Mo	re information in 1.2	? Conven-
13:8	GAINERRTRIM	0x20	RW	Gain Error	Γrim Va	lue		
		IFO_VDACnMA	INCAL o			error trim for CH1. Pro CAL depending on ch		
7:3	Reserved	To ensure contions	npatibility	with future dev	ices, alı	ways write bits to 0. Mo	re information in 1.2	? Conven-
2:0	OFFSETTRIM	0x4	RW	Input Buffer	Offset	Calibration Value		
	This register contains VINFO_VDACnCH1C		ouffer offs	set calibration va	alue. Pr	ogram with Device Info	rmation value found	in DDE-

23.5.14 VDACn_OPAx_APORTREQ - Operational Amplifier APORT Request Status Register

Offset	Bit Position						
0x0A0	08 08 08 08 08 08 08 08 08 08 08 08 08 0	တ ထ	7	9 1	ა 4	က	0 7 0
Reset		0 0	0	0	0	0	0
Access		<u>م</u> م	~	۵ ر	צ	~	<u>~</u>
Name		APORT4YREQ APORT4XREQ	APORT3YREQ	APORT3XREQ	APOR12YREQ APORT2XREQ	7	APORT1XREQ

Bit	Name	Reset	Access	Description
31:10	Reserved	To ensure cortions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
9	APORT4YREQ	0	R	1 If the Bus Connected to APORT4Y is Requested
	Reports if the bus co	nnected to APOI	RT4Y is be	ing requested from the APORT
8	APORT4XREQ	0	R	1 If the Bus Connected to APORT4X is Requested
	Reports if the bus co	nnected to APOI	RT4X is be	ing requested from the APORT
7	APORT3YREQ	0	R	1 If the Bus Connected to APORT3Y is Requested
	Reports if the bus co	nnected to APOI	RT3Y is be	ing requested from the APORT
6	APORT3XREQ	0	R	1 If the Bus Connected to APORT3X is Requested
	Reports if the bus co	nnected to APOI	RT3X is be	ing requested from the APORT
5	APORT2YREQ	0	R	1 If the Bus Connected to APORT2Y is Requested
	Reports if the bus co	nnected to APOI	RT2Y is be	ing requested from the APORT
4	APORT2XREQ	0	R	1 If the Bus Connected to APORT2X is Requested
	Reports if the bus co	nnected to APOI	RT2X is be	ing requested from the APORT
3	APORT1YREQ	0	R	1 If the Bus Connected to APORT1X is Requested
	Reports if the bus co	nnected to APOI	RT1X is be	ing requested from the APORT
2	APORT1XREQ	0	R	1 If the Bus Connected to APORT2X is Requested
	Reports if the bus co	nnected to APOI	RT2X is be	ing requested from the APORT
1:0	Reserved	To ensure cor tions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-

23.5.15 VDACn_OPAx_APORTCONFLICT - Operational Amplifier APORT Conflict Status Register

Offset															Bi	it Po	siti	on														
0x0A4	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	∞	7	9	5	4	က	2	_	0
Reset				•				•															0	0	0	0	0	0	0	0		
Access																							R	22	22	2	2	22	22	2		
Name																							APORT4YCONFLICT	APORT4XCONFLICT	APORT3YCONFLICT	APORT3XCONFLICT	APORT2YCONFLICT	APORT2XCONFLICT	APORT1YCONFLICT	APORT1XCONFLICT		

Bit	Name	Reset	Access	Description
31:10	Reserved	To ensure con tions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
9	APORT4YCONFLICT	0	R	1 If the Bus Connected to APORT4Y is in Conflict With Another Peripheral
	Reports if the bus con	nected to APOF	RT4Y is is a	also being requested by another peripheral
8	APORT4XCONFLICT	0	R	1 If the Bus Connected to APORT4X is in Conflict With Another Peripheral
	Reports if the bus con	nected to APOF	RT4X is is a	also being requested by another peripheral
7	APORT3YCONFLICT	0	R	1 If the Bus Connected to APORT3Y is in Conflict With Another Peripheral
	Reports if the bus con	nected to APOF	RT3Y is is a	also being requested by another peripheral
6	APORT3XCONFLICT	0	R	1 If the Bus Connected to APORT3X is in Conflict With Another Peripheral
	Reports if the bus con	nected to APOF	RT3X is is a	also being requested by another peripheral
5	APORT2YCONFLICT	0	R	1 If the Bus Connected to APORT2Y is in Conflict With Another Peripheral
	Reports if the bus con	nected to APOF	RT2Y is is a	also being requested by another peripheral
4	APORT2XCONFLICT	0	R	1 If the Bus Connected to APORT2X is in Conflict With Another Peripheral
	Reports if the bus con	nected to APOF	RT2X is is a	also being requested by another peripheral
3	APORT1YCONFLICT	0	R	1 If the Bus Connected to APORT1X is in Conflict With Another Peripheral
	Reports if the bus con	nected to APOF	RT1X is is a	also being requested by another peripheral
2	APORT1XCONFLICT	0	R	1 If the Bus Connected to APORT1X is in Conflict With Another Peripheral
	Reports if the bus con	nected to APOF	RT1X is is a	also being requested by another peripheral
1:0	Reserved	To ensure contions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-

23.5.16 VDACn OPAx CTRL - Operational Amplifier Control Register

Offset												Bi	t Po	sitic	n													
0x0A8	33	29	28	72	27	24 25	23	22	21	20	6 8	17	16	15	4	13	12	=	10	6	ω	7	9	2	4	က	2	- c
Reset			'	'		,			0	0	'		0	·			000			0	0				0	_	_	0x2
Access									S.	§ §			<u>₩</u>				Z.			§ §	Z.				RW	8	\ N	§ S
Name									APORTYMASTERDIS	APORTXMASTERDIS			PRSOUTMODE				PRSSEL			PRSMODE	PRSEN				OUTSCALE	HCMDIS	INCBW	DRIVESTRENGTH
Bit	Name				F	Reset			Acc	ess	Des	scrip	tion															
31:22	Reserv	⁄ed				o ens	ure (comp	atib	ility	with fo	uture	dev	ices,	alv	vays	write	e bit	s to	0.	Mor	e inf	orm	atio	n in	1.2	Coi	nven-
21	APORT DIS	ГҮМ	ASTE	R-	0				RW		AP	ORT	Bus	Ма	ste	r Dis	able	!										
	ted bus bus. W device Value	hen'	1, the	e sel	ecti	on of	char	nnel 1	for a	se	ected e APO	bus	is ig us.															
	0										Bus	mas	sterii	ng er	nab	led												
	1										Bus	mas	sterii	ng di	sab	led												
20	APORT DIS	ΓΧM	ASTE	R-	0				RW		AP	ORT	Bus	Ma	stei	r Dis	able	!										
20																										مالم	MC P	. 10.1
20	Determ APORT ted bus bus. W device	T cor s. W 'hen	nnecto hen 1 1, the	ed d l, the e sel	evic e de ecti	es to etermi on of	mor natio	itor ton is	the s exp for a	sam ecte a se	e APC ed to b lected	ORT I be fro bus	ous : om a is ig	simu ınoth	ltan er i	eou: perip	sly b hera	y all ıl, a	owi nd 1	ng t	he (OPA 4x o	x to	not pas	: ma sive	ster ly lo	the	selec
20	APORT ted bus bus. W	T cor s. W 'hen	nnecto hen 1 1, the	ed d l, the e sel	evic e de ecti	es to etermi on of	mor natio	itor ton is	the s exp for a	sam ecte a se	e APC ed to to lected e APO	ORT I be fro bus	ous som a is igous.	simu ınoth	ltan er i	eou: perip	sly b hera	y all ıl, a	owi nd 1	ng t	he (OPA 4x o	x to	not pas	: ma sive	ster ly lo	the	selec
20	APORT ted bus bus. W device	T cor s. W 'hen	nnecto hen 1 1, the	ed d l, the e sel	evic e de ecti	es to etermi on of	mor natio	itor ton is	the s exp for a	sam ecte a se	e APC ed to be lected e APO Des	ORT I be fro bus RT b	ous som a is igous.	simu inoth nore	Itan ier d (t	eou: perip	sly b hera	y all ıl, a	owi nd 1	ng t	he (OPA 4x o	x to	not pas	: ma sive	ster ly lo	the	selec
20	APORT ted bus bus. W device Value	T cor s. W 'hen	nnecto hen 1 1, the	ed d l, the e sel	evic e de ecti	es to etermi on of	mor natio	itor ton is	the s exp for a	sam ecte a se	e APC ed to be lected e APC Des	ORT I be fro bus RT b	ous som a is ig ous.	simu inoth nore	Itan ier d (t	periphe b	sly b hera	y all ıl, a	owi nd 1	ng t	he (OPA 4x o	x to	not pas	: ma sive	ster ly lo	the	selec
19:17	ted bus bus. W device Value	T cor s. W hen mas	nnecto hen 1 1, the	ed d l, the e sel	evice de ecti bus	ees to etermi on of s has	mor natic char conf	nitor ton is ninel	the sexp	sam ecte a se or the	e APC ed to be lected e APC Des	DRT I be from bus RT b script s mas	ous som a is igous. ion sterion	simu inoth nore ng ei	ltan ler d (t	leous perip he b	sly b bhera us is	y all il, a s no	owind the state of	ng t	he (OP/is w	OPA Ax o hate	x to nly ever	not pas sele	: ma sive ection	ely lo	the poks ne e	selection at the sterna
	APORT ted bus. W device Value 0	T cors. W then mas	nnecto hen 1 1, the tering	ed d l, the e sel	evice de ecti bus	es to etermion of s has	mor natic char conf	nitor ton is nel igure	the sexp	sam pecton a se or the	e APC ed to the lected e APC Desented Bus Bus with form	DRT I be from bus RT b script s mas	ous : ion a is ig is ig ious. ion sterii dev	ng er	ltan ler d (t	leous perip he b	sly bohera	y all il, a s no	owind the state of	ng t	he (OP/is w	OPA Ax o hate	x to nly ever	not pas sele	: ma sive ection	ely lo	the poks ne e	selection at the sterna
19:17	APORT ted bus. W device Value 0 1 Reserv	Γ cor ss. W /hen mas	ODE	ed d	evice de ecti bus	es to etermion of s has	mor natic char conf	nitor ton is nel igure	exp for a ed fo	sam pecton a se or the	e APC ed to the lected e APC Desented Bus Bus with form	DRT I be fro bus RT b script s mas s mas	ous : ion a is ig is ig ious. ion sterii dev	ng er	ltan ler d (t	leous perip he b	sly bohera	y all il, a s no	owind the state of	ng t	he (OP/is w	OPA Ax o hate	x to nly ever	not pas sele	: ma sive ection	ely lo	the poks ne e	selection at the sterna
19:17	APORT ted bus. W device Value 0 1 Reserv	Γ cor ss. W /hen mas	ODE	ed d	77 ti	es to etermion of s has	mor natic char conf	nitor ton is nel igure	exp for a ed fo	sam pecton a se or the	e APC ed to the lected e APC Deserois Bus Bus with for	DRT I be fro bus RT b script s mas s mas	ous: om a is ig ous. iion sterii dev	ng er	ltan ler d (t	leous perip he b	sly bohera	y all il, a s no	owind the state of	ng t	he (OP/is w	OPA Ax o hate	x to nly ever	not pas sele	: ma sive ection	ely on	ei lo tl	er the looks the e

WARM

0

Warm status available on PRS. Warm status indicates that opamp is

warm and output is enabled.

Bit	Name	Reset	Access	Description						
	1 OUTVALID Outvalid status available on PRS. Outvalid status indi output is settled externally at the load.									
15:14	Reserved	To ensure contions	mpatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven						
13:10	PRSSEL	0x0	RW	OPAx PRS Trigger Select						
	Select Channel 0	PRS input channel.								
	Value	Mode		Description						
	0	PRSCH0		PRS ch 0 triggers OPA.						
	1	PRSCH1		PRS ch 1 triggers OPA.						
	2	PRSCH2		PRS ch 2 triggers OPA.						
	3	PRSCH3		PRS ch 3 triggers OPA.						
	4	PRSCH4		PRS ch 4 triggers OPA.						
	5	PRSCH5		PRS ch 5 triggers OPA.						
	6	PRSCH6		PRS ch 6 triggers OPA.						
	7	PRSCH7		PRS ch 7 triggers OPA.						
	8	PRSCH8		PRS ch 8 triggers OPA.						
	9	PRSCH9		PRS ch 9 triggers OPA.						
	10	PRSCH10		PRS ch 10 triggers OPA.						
	11	PRSCH11		PRS ch 11 triggers OPA.						
)	PRSMODE	0	RW	OPAx PRS Trigger Mode						
	PRS trigger mode	of OPA.								
	Value	Mode		Description						
	0	PULSED		PULSED trigger is considered a regular asynchronous pulse that starts OPA warmup sequence. The end of warmup sequence is controlled by timeout settings in OPAxTIMER.						
	1	TIMED		TIMED trigger is considered a pulse long enough to provide OPA warmup sequence. The end of warmup sequence is controlled by negative edge of the pulse.						
3	PRSEN	0	RW	OPAx PRS Trigger Enable						
	Select OPAx conversion trigger.									
	Value			Description						
	0			OPAx is triggered by OPAxEN						
	1			OPAx is triggered by PRS input						
7:5	Reserved	To ensure contions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven						
4	OUTSCALE	0	RW	Scale OPAx Output Driving Strength						
	Lico this to scale (OPAx output driving	etronath							

Bit	Name	Reset	Access	Description						
	Value	Mode		Description						
	0	FULL		Select this for full output driving strength.						
	1	HALF		Select this for half output driving strength.						
3	HCMDIS	1	RW	High Common Mode Disable						
				I-to-rail on input, while output still remains rail-to-rail. The input voltage to etween VSS and VDD-1.2V. Setting this bit improves output linearity when						
2	INCBW	1	RW	OPAx Unity Gain Bandwidth Scale						
	Unity gain bandwidth scale.									
	Value			Description						
	0			No scaling						
	1			When set the unity gain bandwidth will be scaled by factor of 2.5. useful to make OPA operate faster for closed-loop gain setting greater than 3x.						
1:0	DRIVESTRENGTH	0x2	RW	OPAx Operation Mode						
	Selects OPAx operat	ion mode.								
	Value			Description						
	0			Lower accuracy with Low drive strength.						
	1			Low accuracy with Low drive strength.						
	2			High accuracy with High drive strength.						
	3			Higher accuracy with High drive strength.						

23.5.17 VDACn_OPAx_TIMER - Operational Amplifier Timer Control Register

	_		_			-			-							_													
Offset						Bit Po								Pos	osition														
0x0AC	33	29	28	27	56	25	23	22	21	20	19	9	17	9	15	4	13	12	7	9	6	∞	7	9	2	4	က	7	- 0
Reset									0x001	0x001						70x0													
Access									Z.	RW						RW										RW			
Name									SETTLETIME									WARMUPTIME							STARTUPDLY				
Bit	Name					Reset			Acc	cess	; D	esc	ript	ion															
31:26	Reserv	ved				To ens	ure (com	patik	oility	with	fut	ure d	devi	ces	, alv	vays	s wr	ite k	oits t	o 0.	Моі	re in	form	natio	n in	1.2	Cor	iven-
25:16	SETTL	ETI	ME			0x001	0x001 RW OPAx Output Settling Timeout Value																						
	Numbe	er of	cloc	k cy	cles	to driv	e the	e ou	tput																				
15	Resen	ved				To ensure compatibility with future device tions						ces	, alv	vays	s wr	ite k	oits t	o 0.	Moi	re in	form	natio	n in	1.2	Cor	iven-			
14:8	WARM	1UPT	ГІМЕ	•		0x07 RW OPAx Warm						arm	mup Time Count Value																
	OPAx	warn	nup	time	out	value																							
7:6	Resen	ved				To ens	nsure compatibility with future devices,						alv	vays	s wr	ite k	oits t	0 0.	Мо	re in	form	natio	n in	1.2	Cor	iven-			
5:0	START	Γυρι	DLY			0x00			RW	'	C	PA	x Sta	artu	рΣ)ela	y Co	oun	t Va	llue									

OPAx startup delay in us. Used only in PRS sample of mode of stand alone opamp.

23.5.18 VDACn_OPAx_MUX - Operational Amplifier Mux Configuration Register

Offset			Bit P	osition												
0x0B0	30 33 24 28 29 27 27	22 23 24 25 26	19 19 70 19 19 19	8 8 0 0 0 0 8	L 0											
Reset		0×0	DX0	0xF2	0xF1											
Access		XX XX	ž Ž	₩ M	₩ N											
Name		RESSEL	GAIN3X	NEGSEL	POSSEL											
Bit	Name	Reset Acc														
31:27	Reserved	To ensure compatib tions	ility with future de	ty with future devices, always write bits to 0. More information in 1.2 Conven-												
26:24	RESSEL	0x0 RW	OPAx Res	istor Ladder Select												
	Configures the resi	stor ladder tap for OPAx														
	Value	Mode	Resistor Va	alue												
	0	RES0	R2 = 1/3 x	R2 = 1/3 x R1												
	1	RES1	R2 = R1	R2 = R1												
	2	RES2	R2 = 1 2/3	R2 = 1 2/3 x R1												
	3	RES3	R2 = 2 1/5	R2 = 2 1/5 x R1												
	4	RES4	R2 = 3 x R	x R1												
	5	RES5	R2 = 4 1/3													
	6	RES6	R2 = 7 x R													
	7	RES7	R2 = 15 x I	R1												
23:21	Reserved	To ensure compatib tions	ility with future de	evices, always write bits to 0. Mo	ore information in 1.2 Conven-											
20	GAIN3X	1 RW	OPAx Ded	icated 3x Gain Resistor Ladde	er											
	Selects gain of 3x.															
	Value		Description													
	0		Disables 3	Disables 3x gain ladder.												
	1		used exter work prope	Enables and sets the gain to 3x. If this is set to 1, RESSEL will on used externally by other opamps. By default this is set to 1 for dwork properly. For stand alone opamp and to configure gain base RESSEL value, users need to configure this to 0.												
19	Reserved	To ensure compatib	lity with future de	evices, always write bits to 0. Mc	ore information in 1.2 Conven-											
18:16	RESINMUX	0x6 RW	OPAx Res	istor Ladder Input Mux												
	These bits selects	the source for the input r	nux to the resisto	r ladder												
	Value	Mode	Description	1												
	0	DISABLE	Set for Uni	Set for Unity Gain												

Bit	Name	Reset	Access	Description						
	1	OPANEXT		Set for NEXTOUT(x-1) input						
	2	NEGPAD		NEG pad connected						
	3	POSPAD		POS pad connected						
	4	COMPAD		Neg pad of OPA0 connected. Direct input to support common reference.						
	5	CENTER		OPA0 and OPA1 Resmux connected to form fully differential instrumen tation amplifier.						
	6	VSS		VSS connected						
15:8	NEGSEL	0xF2	RW	OPAx Inverting Input Mux						
	These bits selects t	he source for the	inverting in	put on OPAx						
	Mode	Value		Description						
	APORT1YCH1	48		Select APORT1YCH1						
	APORT1YCH3	49		Select APORT1YCH3						
	APORT1YCH5	50		Select APORT1YCH5						
	APORT1YCH31	63		Select APORT1YCH31						
	APORT2YCH0	80		Select APORT2YCH0						
	APORT2YCH2	81		Select APORT2YCH2						
	APORT2YCH4	82		Select APORT2YCH3						
		•••								
	APORT2YCH30	95		Select APORT2YCH30						
	APORT3YCH1	112		Select APORT3YCH1						
	APORT3YCH3	113		Select APORT3YCH3						
	APORT3YCH5	114		Select APORT3YCH5						
	APORT3YCH31	127		Select APORT3YCH31						
	APORT4YCH0	144		Select APORT4YCH0						
	APORT4YCH2	145		Select APORT4YCH2						
	APORT4YCH4	146		Select APORT4YCH4						
	APORT4YCH30	159		Select APORT4YCH30						
	DISABLE	240		Input disabled						
	UG	241		Unity Gain feedback path						
	OPATAP	242		OPAxTAP as input						
	NEGPAD	243		Input from NEG PAD						
7:0	POSSEL	0xF1	RW	OPAx Non-inverting Input Mux						

Bit	Name	Reset Access	Description
	Mode	Value	Description
	APORT1XCH0	32	Select APORT1XCH0
	APORT1XCH2	33	Select APORT1XCH2
	APORT1XCH4	34	Select APORT1XCH4
	APORT1XCH30	47	Select APORT1XCH30
	APORT2XCH1	64	Select APORT2XCH1
	APORT2XCH3	65	Select APORT2XCH3
	APORT2XCH5	66	Select APORT2XCH5
	APORT2XCH31	79	Select APORT2XCH30
	APORT3XCH0	96	Select APORT3XCH0
	APORT3XCH2	97	Select APORT3XCH2
	APORT3XCH4	98	Select APORT3XCH4
	APORT3XCH30	111	Select APORT3XCH30
	APORT4XCH1	128	Select APORT4XCH1
	APORT4XCH3	129	Select APORT4XCH3
	APORT4XCH5	130	Select APORT4XCH5
	APORT4XCH31	143	Select APORT4XCH31
	DISABLE	240	Input disabled
	DAC	241	DAC as input
	POSPAD	242	POS PAD as input
	OPANEXT	243	NEXTOUT(x-1) as input. For OPA0 not applicable.
	OPATAP	244	OPAxTAP as input. For OPA2 OPA0TAP.

23.5.19 VDACn_OPAx_OUT - Operational Amplifier Output Configuration Register

Offset					Bit Po	sition											
0x0B4	33 33 27 28 27 28 28 28 27 28	25 24	22 23	9 6	1 18 17 19 19	7 7 7	5 3	7 5	0, 0	0 00	7	9 2	4	က	2	_	0
Reset				00×0								00×0		0	0	0	1
Access				N N								 }		¥ §	RW	RW	RW
																<u> </u>	
Name				APORTOUTSEL								ALTOUTPADEN		SHORT	APORTOUTEN	ALTOUTEN	MAINOUTEN
Bit	Name	Reset	Acce	ess	Description												
31:24	Reserved	To ens	ure compatibil	lity w	ith future dev	ices, al	ways I	write l	bits to 0). Мо	re inf	ormatio	on in	1.2	Cor	iver) -
23:16	APORTOUTSEL	0x00	RW		OPAx APOF	RT Out	put										
	Select APORT output																
	Mode	Value			Description												_
	APORT1YCH1	48			Select APOF	RT1YCI	H1										_
	APORT1YCH3	49			Select APOR	RT1YCI	H3										
	APORT1YCH5	50			Select APOR	RT1YCI	H5										
	APORT1YCH31	63			Select APOR	RT1YCI	H31										
	APORT2YCH0	80			Select APOR	RT2YCI	H0										
	APORT2YCH2	81			Select APOR	RT2YCI	H2										
	APORT2YCH4	82			Select APOR	RT2YCI	Н3										
	APORT2YCH30	95			Select APOR	RT2YCI	H30										
	APORT3YCH1	112			Select APOR	RT3YCI	H1										
	APORT3YCH3	113			Select APOR	RT3YCI	Н3										
	APORT3YCH5	114			Select APORT3YCH5												
	APORT3YCH31	127			Select APOR	RT3YCI	H31										
	APORT4YCH0	144			Select APOR	RT4YCI	H0										
	APORT4YCH2	145			Select APORT4YCH2												
	APORT4YCH4	146			Select APOF	RT4YCI	H4										
	APORT4YCH30	159			Select APOR	RT4YCI	H30										
15:9	Reserved	To ens	ure compatibil	lity w	ith future dev	ices, al	ways I	write l	bits to C). Mo	re inf	ormatio	on in	1.2	Cor	iver	1-

JIE
16
ve Output Short
ts shorted even when the VDAC is disabled.
le
Enable
е
b t

23.5.20 VDACn_OPAx_CAL - Operational Amplifier Calibration Register

Offset													В	it Po	osi	tion													
0x0B8	31	30	28	27	26	25	24	27	22	21	10	8	18	16	15	5 4	13	12	11	10	6	8	7	9	5	4	3	2	1 0
Reset			00×0						00×00			0x0		0x4			0	OXO		0x7				0x7					
Access			Z N						₽				Z.			Z Š			i	≥ Y			i	S S				<u> </u>	2
Name			OFFSETN	; ; ;) ;					OFFSETP				GM3			ВМ			9	CIMI3		CM2			7	5			
Bit	Na	me				Re	set			Acce	ss	[Descri	otior	1														
31	Re	served	•			To tion		e c	com	patibili	ty v	vitl	h future	e de	/ice	es, al	way	s wr	ite k	oits to	o 0.	Мо	re ir	nforr	matio	on ir	1.2	? Cor	nven-
30:26	OF	FSET	1			0x0	00			RW		(DPAx I	nver	tin	ıg Inı	out C	Offs	et C	onfi	gur	atio	n V	alu	е				
	This register contains the offset calibration value for inverting input. Program with value obtained from Device Information page (DEVINFO_OPAxCALn) depending on OPAMP number and chosen DRIVESTRENGTH.																												
25	Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions							nven-																					
24:20	OF	OFFSETP 0x00 RW OPAx Non-Inverting Input Offset Configuration Value																											
	This register contains the offset calibration value for Non-inverting input offset. Program with value obtained from Device Information page (DEVINFO_OPAxCALn) depending on OPAMP number and chosen DRIVESTRENGTH.																												
19	Re	served	,			To tion		e c	com	patibili	ty v	vitl	h future	e de	/ice	es, al	ways	s wr	ite k	oits to	o 0.	Мо	re ir	nforr	matic	on ir	1.2	? Cor	nven-
18:17	GN	<i>I</i> /3				0x0)			RW		(Gm3 Ti	rim \	/al	ue													
		n trim c ge (DE																						∍d fr	rom l	Dev	ice	nforr	mation
16	Re	served	,			To tion		e c	com	patibili	ty v	vitl	h future	e de	/ice	es, al	ways	s wr	ite k	oits to	o 0.	Мо	re ir	nforr	matic	on ir	1.2	? Cor	nven-
15:13	GN	Л				0x4	1			RW		(3m Tri	m Va	alu	е													
	Gm trim value common to all OPAMP stages to keep the bandwidth insensitive to process variation. Program with value obtained from Device Information page (DEVINFO_OPAxCALn) depending on OPAMP number and chosen DRIVES-TRENGTH.																												
12	Re	served	•			To tion		e c	com	patibili	ty v	vitl	h future	e de	/ice	es, al	way	s wr	ite k	oits to	o 0.	Мо	re ir	nforr	matic	on ir	1.2	? Cor	nven-
11:10	CN	13				0x0)			RW		(Compe	nsa	tio	n Ca	p Cr	n3 1	Γrim	Val	ue								
		ogram v osen D						n I	Dev	ice Inf	orm	nat	ion pa	ge (C	ŒΛ	√INF	0_0	PAx	CA	Ln) c	lepe	endii	ng c	on C	PAN	/IP r	num	ber a	and

9 Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions

8:5 CM2 0x7 RW Compensation Cap Cm2 Trim Value


Program with value obtained from Device Information page (DEVINFO_OPAxCALn) depending on OPAMP number and chosen DRIVESTRENGTH.

4 Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions

Bit	Name	Reset	Access	Description
3:0	CM1	0x7	RW	Compensation Cap Cm1 Trim Value
	Program with value of chosen DRIVESTREM		vice Inform	nation page (DEVINFO_OPAxCALn) depending on OPAMP number and

24. OPAMP - Operational Amplifier





Quick Facts

What?

The opamps are low power amplifiers with a high degree of flexibility targeting a wide variety of standard opamp application areas. With flexible gain and interconnection built-in, they can be configured to support multiple common opamp functions. All pins are available externally for filter configurations. Each opamp has a rail-to-rail input and a rail-to-rail output.

Why?

The opamps are included not only to save energy on a PCB compared to standalone opamps but also to reduce system cost by replacing external opamps.

How?

Two of the opamps are made available as part of the VDAC, while the other opamps are standalone. In addition to popular differential-to-single ended and differential-to-differential driver modes, an ADC unity gain buffer mode configuration makes it possible to isolate kickback noise. The opamps can also be configured as a multi-step cascaded PGA, and for all of the built-in modes no external components are necessary.

24.1 Introduction

The opamps are highly configurable general purpose opamps, suitable for simple filters and buffer applications. The 2 opamps can be configured to support various operational amplifier functions through a network of muxes with possibilities of selecting ranges of on-chip non-inverting and inverting gain configurations and selecting between outputs to various destinations. The opamps can also be configured with external feedback in addition to supporting cascade connections between two or three opamps. The opamps are rail-to-rail in and out. A user selectable mode has been added to optimize linearity, in which case the input voltage to the opamp is restricted to a range between VSS and AVDD-1.2V.

24.2 Features

- · 2 individually configurable opamps
- · Opamps support rail-to-rail inputs and outputs
- · Supports the following functions
 - · General opamp mode
 - · Voltage follower unity gain
 - · Inverting input PGA
 - · Non-inverting PGA
 - · Cascaded inverting PGA
 - · Cascaded non-inverting PGA
 - · Two opamp differential amplifier
 - · Three opamp differential amplifier
 - · Dual buffer ADC driver
- · Programmable gain
- · Programmable drive strength
- · Programmable start delay, warmup and settle time
- · Connection to APORT
- · Enable / Disable via PRS

· Output status to PRS

24.3 Functional Description

The 2 opamps can be configured to perform various opamp functions through a network of muxes. An overview of the opamps are shown in Figure 24.1 OPAMP System Overview on page 798. Two of the 2 opamps are part of the VDAC, while the others are standalone. The outputs of the opamps can be routed to the ADC and ACMP. All 2 opamps can also take input from pins. Since OPA0 and OPA1 are part of the VDAC, special considerations needs to be taken when both VDAC channel 0/channel 1 and OPA0/OPA1 are used. For detailed explanation, refer to 24.3.5 Opamp VDAC Combination.




Figure 24.1. OPAMP System Overview

There is a set of input muxes for each opamp, making it possible to select various input sources. A more detailed view of the 2 opamps, including the mux network is shown in Figure 24.2 OPAMP Overview on page 799. The POSSEL mux connected to the positive input makes it possible to select a pin, another opamp output, or tap from the resistor network. Similarly, the NEGSEL mux on the negative input makes it possible to select a pin or a feedback path as its source. The feedback path can be unity gain, 3x gain, or selected from the resistor network for programmable gain. Each opamp has several outputs, a main output, an alternative output network, APORT output and a next output. These outputs make it possible to route the output to a pin, another opamp input, the ADC, the ACMP, or into the feedback path. For details regarding configuring the outputs, see 24.3.1.8 Output Configuration. In addition, there is also a mux to configure the resistor ladder for connection to VSS, a pin, or another opamp output.




Figure 24.2. OPAMP Overview

24.3.1 Opamp Configuration

Since two of the 2 OPAMPs (OPA0, OPA1) are part of the VDAC, the opamp configuration registers are located in the VDAC.

Each OPAMP can be enabled by setting OPAxEN in VDACn_CMD and can be disabled by setting OPAxDIS in VDACn_CMD. The enabled status of each OPAMP can be read by polling the OPAxENS bit in VDACn_STATUS. OPAxENS goes high immediately after an OPAxEN is written and goes low when OPAxDIS is written and after OPAMP is completely disabled.

Software *must not* write to the following registers while OPAxENS set.

- VDACn OPAx CTRL
- VDACn_OPAx_TIMER
- VDACn OPAx MUX

24.3.1.1 Enable Sources

Opamp can be enabled either with software or PRS. The default source is software. Setting PRSEN to 1 in VDACn_OPAx_CTRL enables PRS mode. In PRS mode, opamp has two options, which are selectable with PRSMODE in VDACn_OPAx_CTRL. If PRSMODE is configured to TIMED, opamp is turned on on the positive edge of PRS and stays on until PRS goes low. If PRSMODE is configured to PULSED, opamp is turned on the positive edge of PRS and stays on based on the timer configurations in VDACn_OPAxTIMER. The PRS channel is selected by PRSSEL in VDACn_OPAx_CTRL.

24.3.1.2 Warmup Time

When an opamp is enabled some initialization time is required. The warm up period is programmable with WARMUPTIME in VDACn_OPAx_TIME. The OPAxWARM bit in VDACn_STATUS are set when the warmup period has completed.

The warm up period depends on the selected DRIVESTRENGTH in VDACn_OPAx_CTRL.

Table 24.1. OPAMP Warmup Time

DRIVESTRENGTH	WARMUPTIME (µs)
0	100
1	85
2	8
3	6

24.3.1.3 Settle Time

After an opamp is enabled and the warmed-up time has elapsed the output settles externally. The settle period is programmable with SETTLETIME in VDACn_OPAx_TIME. The OPAxOUTVALID bit in VDACn_STATUS is set when the settle period has completed. When in use by the VDAC the default settling time is used.

The settling period depends on the load at opamp output and DRIVESTRENGTH of the opamp. Table 24.2 OPAMP Settling Time on page 800 specifies SETTLETIME settings for a load of 1KOhm and 75pF.

Table 24.2. OPAMP Settling Time

DRIVESTRENGTH	SETTLETIME (µs)
0	60
1	25
2	3
3	1

24.3.1.4 Startup Delay

Each opamp has an option to delay the warm up period. The startup delay is programmable with STARTDLY in VDACn_OPAx_TIME. If STARTDLY is programmed to a non-zero value, the opamp is warmed up after STARTDLY+WARMUPTIME, and the output settles after STARTDLY+WARMUPTIME+SETTLETIME.

24.3.1.5 Power Supply

The opamp module power (V_{OPA}) is derived from the AVDD supply pin.

24.3.1.6 I/O Pin Considerations

The maximum usable analog signal that can be applied to external opamp inputs (or seen on external opamp outputs) depends on several factors: whether the signal is routed through the APORT, whether High Linearity mode is used, whether overvoltage is enabled, and on the IOVDD/AVDD supply voltages, as shown in the Table 24.3 Maximum Usable IO Voltage on page 801 table.

Table 24.3. Maximum Usable IO Voltage

Opamp Pin	Maximum IO Voltage (APORT USED and OVT Enabled/ Disabled)		Maximum IO Voltage (APORT UN- USED, OVT Disabled)
Opamp Inputs - Normal Mode	MIN(AVDD, IOVDD)	MIN(AVDD, IOVDD)	MIN(AVDD, IOVDD)
Opamp Outputs	MIN(AVDD, IOVDD)	MIN(AVDD, IOVDD + 2 V)	MIN(AVDD, IOVDD)

24.3.1.7 Input Configuration

The inputs to the opamps are controlled through a set of input muxes. The mux connected to the positive input is configured by the POSSEL bit-field in the VDACn_OPAx_MUX register. Similarly, the mux connected to the negative input is configured by setting the NEGSEL bit-field in VDACn_OPAx_MUX. The input into the resistor ladder can be configured by setting the RESINMUX bit-field in VDACn_OPAx_MUX.

24.3.1.8 Output Configuration

Each opamp has three outputs: the main output, an alternative output network with lower drive strength, and an APORT output with low drive strength. These three outputs can be configured as shown in Figure 24.3 Opamp Output Stage Overview on page 802. The main output can be used to drive the main output by setting MAINOUTEN in VDACn_OPAx_OUT. The alternative output can drive the alternative output network by setting ALTOUTEN in VDACn_OPAx_OUT. The APORT output can drive the APORT selection mux by setting APORTOUTEN in VDACn_OPAx_OUT.




Figure 24.3. Opamp Output Stage Overview

The alternative output network consists of connections to pins and a connection to the next opamp. The connections to pins can be individually enabled by configuring ALTOUTPADEN in te VDACn_OPAx_OUT register. For cascaded opamp configurations, each opamp has a NEXTOUT connection.

The opamp outputs can also be routed to APORT1Y, APORT2Y, APORT3Y, and APORT4Y. The APORT channel can be selected by configuring APORTOUTSEL in VDACn OPAx OUT.

The opamps are also routed internally to the ADC. OPA0 and OPA1 are routed through the POSMUX of the ADC, and OPA2 routed through the NEGMUX of the ADC. See 26.3.7 Input Selection in the ADC chapter for information on how to configure the ADC input

In addition, OPA0 and OPA1 are internally routed to both the POSMUX and NEGMUX of ACMP. See 25.3.6 Input Selection in the ACMP chapter for information on how to configure the ACMP input mux.

The main and alternate outputs of each opamp can be shorted together by setting the SHORT bit-field in VDACn OPAx OUT.

24.3.1.9 Gain Programming

The feedback path of each mux includes a resistor ladder that can be used to select a set of gain values. Gain is configured by the RESSEL bit-field located in the VDACn_OPAx_MUX register. Gain values are determined by the resistor ladder based on ratio of R2/R1. It is also possible to bypass the resistor ladder in unity gain mode. In addition, there is also a preconfigured resistor ladder with 3X gain. The 3x gain resistor ladder is enabled by setting GAIN3X in VDACn_OPAx_MUX. By default all opamps are configured in 3x gain mode. When using RESSEL, GAIN3X should be set to zero.

24.3.1.10 Offset Calibration

Each opamp has a calibration register, VDACn_OPAx_CAL, where calibration values for both offset and gain correction can be written. The required calibration settings depend on the chosen DRIVESTRENGTH. The default calibration settings stored in VDACn_OPAx_CAL are for DRIVESTRENGTH=2. If an opamp is being reconfigured, the required calibration settings for DRIVESTRENGTH=n can be found in DEVINFO_OPAxCALn. Offsets can be programmed through the OFFSETP and OFFSETN bitfields of VDACn_OPAx_CAL.

24.3.1.11 Disabling of Rail-to-Rail Operation

Each opamp can have its input rail-to-rail stage disabled by setting the HCMDIS in VDACn_OPAx_CTRL. Disabling the rail-to-rail input stage improves linearity of the opamp, thus improving the total harmonic distortion (THD) at the cost of reduced input signal swing.

24.3.1.12 Unity Gain Bandwidth Scaling

Unity gain bandwidth of an opamp can be scaled setting the INCBW bit in VDACn_OPAx_CTRL. Note that this setting is used only when closed loop gain is greater than 3X. With this setting is enabled, the opamp is not unity gain stable.

24.3.1.13 Opamp Output Scaling

Opamp output drive strength is scaled by one half when the OUTSCALE bit in VDACn OPAx CTRL is set.

24.3.2 Interrupts and PRS Output

Each opamp has an interrupt flag OPAxOUTVALID in VDACn_IF that is set when the output is settled externally at the load. An interrupt will be requested if the OPAxOUTVALID interrupt flag in VDACn_IF is set and enabled by the OPAxOUTVALID bit in VDACn_IEN.

The OPAxERRPRSMODE interrupt flag in VDACn_IF indicates a protocol error when the opamp is triggered in PRS TIMED mode. This flag is set if the negative edge of the PRS pulse came before the output to opamp is valid. The interrupt flag is enabled by the OPAxERRPRSMODE bit in VDACn_IEN.

An interrupt can also be requested when an APORT bus conflict occurs if the OPAxAPORTCONFLICT interrupt flag in VDACn_IF is set and enabled through by the OPAxAPORTCONFLICT bit in VDACn_IEN.

One of two aynchronous PRS outputs can be enabled for each opamp by setting PRSOUTMODE in VDACn_OPAx_CTRL. If PRSOUTMODE is WARM, opamp warm-up status is available. If PRSOUTMODE is OUTVALID, opamp output valid status is available.

24.3.3 APORT Request and Conflict Status

The opamps are connected to pins through the APORT system. To help debug over-utilization of APORT resources, the opamps provide request and conflict status information. The request status of APORT buses is visible through the DACn_OPAx_APORTREQ register.

If an APORT bus conflict occurs, it is reported in the DACn_OPAx_APORTCONFLICT register. An APORT conflict occurs if an opamp requests the same bus at the same time as another analog peripheral. In addition an APORT conflict is reported if any two of NEGSEL, POSSEL or APORTOUTSEL are configured to request the same APORT bus.

It is possible for the opamps to passively monitor APORT buses without controlling the switches and creating bus conflicts. This can be done by setting APORTXMASTERDIS or APORTYMASTERDIS in the DACn OPAx CTRL register.

24.3.4 Opamp Modes

The opamps can perform several different functions by configuring the internal signal routing between the opamps. The modes available are described in the following sections.

24.3.4.1 General Opamp Mode

In this mode, the resistor ladder is isolated from the feedback path, and the input signal routing is defined by POSSEL and NEGSEL in VDACn_OPAx_MUX. The output signal routing is defined by the setting of VDACn_OPAx_OUT.

Table 24.4. General Opamp Mode Configuration

OPA Bitfields	OPA Configuration
OPAx POSSEL	POSPADx, APORT[1-4]X
OPAx NEGSEL	OPATAP, UG, NEGPADx, APORT[1-4]Y
OPAx RESINMUX	NEXTOUT, POSPADx, NEGPADx, VSS

24.3.4.2 Voltage Follower Unity Gain

In this mode, the unity gain feedback path is selected for the negative input by setting the NEGSEL bit-field to UG in the VDACn_OPAx_MUX register as shown in Figure 24.4 Voltage Follower Unity Gain Overview on page 804. The positive input is selected by the POSSEL bit-field in VDACn_OPAx_MUX, and the output is configured by VDACn_OPAx_OUT register.




Figure 24.4. Voltage Follower Unity Gain Overview

Table 24.5. Voltage Follower Unity Gain Configuration

OPA Bitfields	OPA Configuration
OPAx POSSEL	OPATAP, NEXTOUT, POSPADx, APORT[1-4]X
OPAx NEGSEL	UG
OPAx RESINMUX	DISABLE

24.3.4.3 Inverting Input PGA

Figure 24.5 Inverting Input PGA Overview on page 804 shows the inverting input PGA configuration. In this mode, the negative input is connected to the resistor ladder by setting the NEGSEL bit-field to OPATAP in the VDACn_OPAx_MUX register. This setting provides a programmable gain on the negative input, which is set by the RESSEL bit-field in VDACn_OPAx_MUX. Signal ground for the positive input can come from off-chip by setting the POSSEL bit-field to PAD or APORT in VDACn_OPAx_MUX. In addition, the output is configured by VDACn_OPAx_OUT register.




Figure 24.5. Inverting Input PGA Overview

Table 24.6. Inverting Input PGA Configuration

OPA Bitfields	OPA Configuration
OPAx POSSEL	POSPADx, APORT[1-4]X
OPAx NEGSEL	OPATAP
OPAx RESINMUX	NEXTOUT, NEGPADx, POSPADx

24.3.4.4 Non-inverting PGA

Figure 24.6 Non-inverting PGA Overview on page 805 shows the non-inverting input configuration. In this mode, the negative input is connected to the resistor ladder by setting the NEGSEL bit-field to OPATAP in VDACn_OPAx_MUX. This setting provides a programmable gain on the negative input, which is set by the RESSEL bit-field in VDACn_OPAx_MUX. In addition, the RESINMUX bit-field must be set to VSS or NEGPAD in VDACn_OPAx_MUX. The positive input is selected by the POSSEL bit-field, and the output is configured by VDACn_OPAx_OUT register.




Figure 24.6. Non-inverting PGA Overview

Table 24.7. Non-inverting PGA Configuration

OPA Bitfields	OPA Configuration
OPAx POSSEL	NEXTOUT, POSPADx, APORT[1-4]X
OPAx NEGSEL	ОРАТАР
OPAx RESINMUX	VSS, NEGPAD

24.3.4.5 Cascaded Inverting PGA

This mode enables the opamp signals to be internally configured to cascade two or more opamps in inverting mode as shown in Figure 24.7 Cascaded Inverting PGA Overview on page 806. In both cases, the positive input is connected to signal ground by setting the POSSEL bit-field to PAD or APORT in VDACn_OPAx_MUX. When cascaded, the negative input is connected to the resistor ladder by setting the NEGSEL bit-field to OPATAP in VDACn_OPAx_MUX. The input to the resistor ladder is configured by the RESINMUX bit-field in VDACn_OPAx_MUX.




Figure 24.7. Cascaded Inverting PGA Overview

Table 24.8 Cascaded Inverting PGA Configuration on page 806 shows cascaded non-inverting PGA with OPA0, OPA1 and OPA2. The output from OPA0 is connected to OPA1 to create the second stage by setting the RESINMUX field to OPANEXT in VDACn_OPA1_MUX. The last stage is created by setting the RESINMUX bit-field to OPANEXT in VDACn_OPA2MUX.

Table 24.8. Cascaded Inverting PGA Configuration

OPA	OPA Bitfields	OPA Configuration
OPA0	POSSEL	POSPAD0, APORT[1-4]X
OPA0	NEGSEL	ОРАТАР
OPA0	RESINMUX	NEGPAD0
OPA1	POSSEL	POSPAD1, APORT[1-4]X
OPA1	NEGSEL	ОРАТАР
OPA1	RESINMUX	OPANEXT
OPA2	POSSEL	POSPAD2,APORT[1-4]X
OPA2	NEGSEL	ОРАТАР
OPA2	RESINMUX	OPANEXT

24.3.4.6 Cascaded Non-inverting PGA

This mode enables the opamp signals to be internally configured to cascade two or more opamps in non-inverting mode as shown in Figure 24.8 Cascaded Non-inverting PGA Overview on page 807. The negative input for all opamps will be connected to the resistor ladder by setting the NEGSEL bit-field to OPATAP. In addition the resistor ladder input must be set to VSS or NEGPADx by configuring the RESINMUX bit-field in VDACn_OPAx_MUX.

Figure 24.8. Cascaded Non-inverting PGA Overview

Table 24.9 Cascaded Non-inverting PGA Configuration on page 807 shows cascaded non-inverting PGA with OPA0,OPA1 and OPA2. When cascaded, the positive input on OPA0 is configured by the OPA0 POSSEL bit-field in VDACn_OPA0_MUX. The output from OPA0 is connected to OPA1 to create the second stage by setting the POSSEL field to OPANEXT in VDACn_OPA1_MUX. The last stage is created by setting the POSSEL bit-field to OPANEXT in VDACn_OPA2_MUX.

OPA OPA Bitfields OPA Configuration OPA0 **POSSEL** POSPAD0, APORT[1-4]X OPA0 **NEGSEL OPATAP RESINMUX** OPA0 VSS, NEGPAD0 OPA1 **POSSEL OPANEXT** OPA1 NEGSEL **OPATAP** VSS, NEGPAD1 OPA1 **RESINMUX** OPA2 POSSEL **OPANEXT** OPA2 **NEGSEL OPATAP** OPA2 **RESINMUX** VSS, NEGPAD2

Table 24.9. Cascaded Non-inverting PGA Configuration

24.3.4.7 Two Opamp Differential Amplifier

This mode allows OPA0 and OPA1 or OPA1 and OPA2 to be internally connected to form a two opamp differential amplifier as shown in Figure 24.9 Two Op-amp Differential Amplifier Overview on page 808. When using OPA0 and OPA1, the positive input of OPA0 can be connected to any input by setting the POSSEL bit-field in VDACn_OPA0_MUX. The OPA0 feedback path must be configured for unity gain by setting the NEGSEL bit-field to UG in VDACn_OPA0_MUX. In addition, the OPA0 RESINMUX bit-field must be set to DISABLED. The OPA0 NEXTOUT output must be connected to OPA1 by setting the RESINMUX bit-field to OPANEXT in VDAC_n_OPA1_MUX. The positive input onof OPA1 is selected by the POSSELbit-field in VDACn_OPA1_MUX. The OPA1 output is configured by DACn_OPA1_OUT.

When using OPA1 and OPA2, the positive input of OPA1 can be connected to any input by setting the POSSEL bit-field in VDACn_OPA1_MUX. The OPA1 feedback path must be configured for unity gain by setting the NEGSEL bit-field to UG in VDACn_OPA1_MUX. In addition, the OPA1 RESINMUX bit-field must be set to DISABLED. The OPA1 NEXTOUT output must be connected to OPA2 by setting the RESINMUX bit-field to OPANEXT in VDACn_OPA2_MUX. The positive input of OPA2 is selected by the POSSEL bit-field in VDACn_OPA2_MUX. The OPA2 output is configured by DACn_OPA2_OUT.




Figure 24.9. Two Op-amp Differential Amplifier Overview

Table 24.10. OPA0/OPA1 Differential Amplifier Configuration

OPA	OPA Bitfields	OPA Configuration						
OPA0	POSSEL	POSPAD0, APORT[1-4]X						
OPA0	NEGSEL	UG						
OPA0	RESINMUX	DISABLE						
OPA1	POSSEL	POSPAD1, APORT[1-4]X						
OPA1	NEGSEL	ОРАТАР						
OPA1	RESINMUX	OPANEXT						

Table 24.11. OPA1/OPA2 Differential Amplifier Configuration

OPA	OPA Bitfields	OPA Configuration						
OPA1	POSSEL	POSPAD1, APORT[1-4]X						
OPA1	NEGSEL	UG						
OPA1	RESINMUX	DISABLE						
OPA2	POSSEL	POSPAD2, APORT[1-4]X						
OPA2	NEGSEL	ОРАТАР						
OPA2	RESINMUX	OPANEXT						

24.3.4.8 Three Opamp Differential Amplifier

This mode allows the three opamps to be internally configured to form a three opamp differential amplifier as shown in Figure 24.10 Three Op-amp Differential Amplifier Overview on page 809. For both OPA0 and OPA1, the positive input can be connected to any input by configuring the OPA0 POSSEL and OPA1 POSSEL bitfields in VDACn_OPA0_MUX and VDACn_OPA1_MUX, respectivley. The OPA0 and OPA1 feedback paths must be configured for unity gain by setting the OPA0 NEGSEL and OPA1 NEGSEL bitfields to UG in VDACn_OPA0_MUX and VDACn_OPA1_MUX respectivley. In addition the OPA0 RESINMUX and OPA1 RESINMUX bitfields must be set to DISABLED. The OPA1 output must be connected to OPA2 by setting RESINMUX to OPANEXT in VDACn_OPA2_MUX and the OPA2 POSSEL must be set to OPATAP. The OPA2 output is configured by the DACn_OPA2_OUT register.




Figure 24.10. Three Op-amp Differential Amplifier Overview

The gain for the Three Opamp Differential Amplifier is determined by the combination of the gain settings of OPA0 and OPA2. Gain values of 1/3, 1 and 3, are available and programmed as shown in the table below.

Table 24.12. Three Opamp Differential Amplifier Gain Programming

Gain	OPA0 RESSEL	OPA2 RESSEL						
1/3	4	0						
1	1	1						
3	0	4						

Table 24.13. Three Opamp Differential Amplifier Configuration

OPA	OPA Bitfields	OPA Configuration							
OPA0	POSSEL	POSPAD0, APORT[1-4]X							
OPA0	NEGSEL	UG							
OPA0	RESINMUX	DISABLE							
OPA1	POSSEL	POSPAD1, APORT[1-4]X							
OPA1	NEGSEL	UG							
OPA1	RESINMUX	DISABLE							
OPA2	POSSEL	ОРАТАР							
OPA2	NEGSEL	ОРАТАР							
OPA2	RESINMUX	OPANEXT							

24.3.4.9 Instrumentation Amplifier

OPA0 and OPA1 can form a fully differential instrumentation amplifier by setting RESINMUX to CENTER for both opamps in VDACn_OPA0_MUX and VDACn_OPA1_MUX. Configuring RESINMUX to CENTER makes a connection between resistor ladder of the opamps as shown in Figure 24.11 Instrumentation Amplifier Overview on page 810.




Figure 24.11. Instrumentaion Amplifier Overview

24.3.4.10 Common Reference

It is possible to configure all opamps to have a common reference by setting the RESINMUX to COMPAD in VDACn_OPAx_MUX. When RESINMUX of all opamps is set to COMPAD mode, the NEGPAD input of OPA0 is used.

24.3.4.11 Dual Buffer ADC Driver

It is possible to use any two of the opamps to form a Dual Buffer ADC driver as shown in Figure 24.12 Dual Buffer ADC Driver Overview on page 810. Both opamps used must be configured in the same way. The positive input is configured by setting the 0PAx POSSEL to PAD, and the negative input is connected to the resistor ladder by setting NEGSEL to OPATAP in VDACn_OPAx_MUX. The output from the opamps can be configure to drive pins through the alternative output network or the APORT. The ADC can sample pins that the opamps are driving through the APORT.




Figure 24.12. Dual Buffer ADC Driver Overview

Table 24.14. Dual Buffer ADC Driver Configuration

OPA	OPA Bitfields	OPA Configuration						
OPAx	POSSEL	POSPADx, APORT[1-4]X						
OPAx	NEGSEL	ОРАТАР						
OPAx	RESINMUX	VSS						

24.3.5 Opamp VDAC Combination

Since two of the OPAMPs are part of the VDAC, it is not possible to use both VDAC channels and all 2 OPAMPs at the same time. If both VDAC channels are used, OPA0 and OPA1 can not be used as stand-alone opamp. However, it is possible to use one of the VDAC channels in combination with OPA0 or OPA1. OPA1 is available when VDAC channel 0 is in use, and OPA0 is available when VDAC channel 1 is used.

24.4 Register Map


The register map of the opamp can be found in 23.4 Register Map in the VDAC chapter.

24.5 Register Description

The register description of the opamp can be found in 23.5 Register Description in the VDAC chapter.

25. ACMP - Analog Comparator





Quick Facts

What?

The ACMP (Analog Comparator) compares two analog signals and returns a digital value telling which is greater.

Why?

Applications often do not need to know the exact value of an analog signal, only if it has passed a certain threshold. Often the voltage must be monitored continuously, which requires extremely low power consumption.

How?

Available down to Energy Mode 3 and using as little as 100 nA, the ACMP can wake up the system when input signals pass the threshold. The analog comparator can compare two analog signals or one analog signal and a highly configurable internal reference.

25.1 Introduction

The Analog Comparator compares the voltage of two analog inputs and outputs a digital signal indicating which input voltage is higher. Inputs can either be from internal references or from external pins. Response time, and thereby the current consumption, can be configured by altering the current supply to the comparator.

25.2 Features

- Up to 160 selectable external I/O inputs for both positive and negative inputs
 - Up to 48 I/O can be used as a dividable reference
- · 5 selectable internal inputs
 - · VDAC channel 0 voltage as a reference
 - VDAC channel 1 voltage as a reference
 - Dividable Internal 1.25 V bandgap reference voltage
 - Dividable Internal 2.5 V bandgap reference voltage
 - Dividable V_{ACMPVDD} reference voltage
- · Voltage supply monitoring
- Low power mode for internal V DD and bandgap references
- · Selectable hysteresis
 - · 8 values
 - · Values can be positive or negative
 - · Dividable references have scale for both both output values, allowing for even larger hysteresis
- · Selectable response time
- · Asynchronous interrupt generation on selectable edges
 - · Rising edge
 - · Falling edge
 - · Both edges
- · Operational in EM0 Active down to EM3 Stop
- · Dedicated capacitive sense mode with up to 8 inputs
 - · Adjustable internal resistor
- · Configurable output when inactive
- · Comparator output direct on PRS
- · Comparator output on GPIO through alternate functionality
 - · Output inversion available

25.3 Functional Description

An overview of the ACMP is shown in Figure 25.1 ACMP Overview on page 814.




Figure 25.1. ACMP Overview

The comparator has two analog inputs: one positive and one negative. When the comparator is active, the output indicates which of the two input voltages is higher. When the voltage on the positive input is higher than the voltage on the negative input, the digital output is high and vice versa.

The output of the comparator can be read in the ACMPOUT bit in ACMPn_STATUS. It is possible to switch inputs while the comparator is enabled, but all other configuration should only be changed while the comparator is disabled.

25.3.1 Power Supply

The comparator power supply $(V_{ACMPVDD})$ can be configured to be AVDD, DVDD, or IOVDD using the PWRSEL bitfield in ACMPn_CTRL. By default, $V_{ACMPVDD}$ is set to AVDD.

25.3.2 Warm-up Time

The analog comparator is enabled by setting the EN bit in ACMPn_CTRL. The comparator requires some time to stabilize after it is enabled. This time period is called the warm-up time. The warm-up period is self-timed and will complete within 5µs after EN is set.

During warm-up and when the comparator is disabled, the output level of the comparator is set to the value of the INACTVAL bit in ACMPn_CTRL. When the warm-up time is over, the ACMPACT bit in ACMPn_STATUS is set to 1 to indicate that the comparator is active.

An edge interrupt will be generated if the edge interrupt is enabled and the value set in INACTVAL differs from ACMPOUT when the comparator transitions from warm-up to active.

Software should wait until the warm-up period is over before entering EM2 or EM3, otherwise no comparator interrupts will be detected. EM1 can still be entered during warm-up. After the warm-up period is completed, interrupts will be detected in EM2 and EM3.

25.3.3 Response Time

There is a delay from when the input voltage changes polarity to when the output toggles. This delay is called the response time and can be altered by increasing or decreasing the bias current to the comparator through the BIASPROG and FULLBIAS fields in the ACMPn_CTRL register. The current and speed of the circuit increase as the values of FULLBIAS and BIASPROG are increased from their minimum setting of FULLBIAS=0 BIASPROG=0b00000 to the maximum setting FULLBIAS=1 BIASPROG=0b11111 (maximum). The setting of FULLBIAS has a greater affect on current and speed than the setting of BIASPROG. See the part data sheet for specific current and response times related to the setting of these fields.

If FULLBIAS is set, to avoid glitches the highest hysteresis level should be used.

25.3.4 Hysteresis

When the hysteresis level is set to a non-zero value, the digital output will not toggle until the positive input voltage is at a voltage equal to the hysteresis level above or below the negative input voltage (see Figure 25.3 Hysteresis on page 816). This feature can be used to avoid continual comparator output changes due to noise when the positive and negative inputs are nearly equal by requiring the input difference to exceed the hysteresis threshold.

In the analog comparator, hysteresis can be configured to 8 different levels. Level 0 is no hysteresis. Hysteresis is configured through the HYST field in ACMPn_HYSTERESIS0 and ACMPn_HYSTERESIS1 registers. The hysteresis value can be positive or negative. The comparator will output a 1 if:

POSSEL - NEGSEL > HYST

There are two hysteresis registers, ACMPn_HYSTERESISO and ACMPn_HYSTERESIS1, as the ACMP supports asymmetric hysteresis. ACMPn_HYSTERESIS0 are the hysteresis values used when the comparator output is 0; ACMPn_HYSTERESIS1 are the values used when the comparator output is 1. The user must set both registers to the same values if symmetric hysteresis is desired.

Along with the HYST field, the ACMPn_HYSTERESIS0/1 registers include the DIVVA and DIVVB fields. This allows the user to implement even larger hysteresis when comparing against VADIV or VBDIV, as the reference voltage can vary with the comparator output, also.




Figure 25.3. Hysteresis

25.3.5 Input Pin Considerations

For external ACMP inputs routed through the APORT, the maximum supported analog input voltage will be limited to the $MIN(V_{ACMPVDD}, IOVDD)$ (where $V_{ACMPVDD}$ is selected by the PWRSEL bitfield in ACMPn_CTRL). Note that pins configured as ACMP inputs should disable OVT (by setting the corresponding GPIO_Px_OVTDIS bit) to reduce any potential distortion introduced by the OVT circuitry.

25.3.6 Input Selection

The POSSEL and NEGSEL fields in ACMPn_INPUTSEL control the input connections to the positive and negative inputs of the comparator. The user can select external GPIO pins on the chip, or select a number of internal chip voltages. Pins are selected by configuring channels on APORT buses. Not all selectable channels are available on a given device, as different devices within a family may not implement or bring out all of the I/O defined for that family. Refer to the data sheet for channel availability and pin mapping.

There are limitations on the POSSEL and NEGSEL connections that can be made. The user cannot select an X-bus for both POSSEL and NEGSEL simultaneously, nor a Y-bus for both POSSEL and NEGSEL simultaneously. The second limitation is that when using the feedback resistor only X-bus selections can be made for POSSEL. (The resistor only physically exists on the positive input of the comparator).

The user may also select from a number of internal voltages. VADIV and VBDIV are two dividable voltages. VADIV can be $V_{ACMPVDD}$ divided, or the user can choose to select inputs from a number of APORT buses. VBDIV consists of two dividable band-gap references of either 1.25V or 2.5V. Each of these voltages have dividers in the ACMPn_HYSTERESIS0/1 registers. The formula for the division of these voltages is:

 $VADIV = VA \cdot ((DIVVA+1)/64)$

Figure 25.3. VA Voltage Division

 $VBDIV = VB \cdot ((DIVVB+1)/64)$

Figure 25.4. VB Voltage Division

Either VADIV and VBDIV can also be used as an input to a lower power reference: VLP. Which of the two is used is configured via the VLPSEL field in ACMPn_INPUTSEL. If the user selects VLP as an input source, then VADIV or VBDIV cannot be used as the source for the other input.


The POSSEL and NEGSEL fields also allow input from the on-chip VDAC channel 0 or VDAC channel 1.

ACMP can be configured to operate with a selected level of accuracy depending on the setting of ACCURACY in ACMPn_CTRL. The default is low-accuracy mode where ACMP operates with lower accuracy but consumes less current. When higher accuracy is needed the user can set ACCURACY=1 at the cost of higher current consumption.

25.3.7 Capacitive Sense Mode

The analog comparator includes specialized hardware for capacitive sensing of passive push buttons. Such buttons are traces on the PCB laid out in a way that creates a parasitic capacitor between the button and the ground node. Because a human finger will have a small intrinsic capacitance to ground, the capacitance of the button will increase when the button is touched. The capacitance is measured by including the capacitor in a free-running RC oscillator (see Figure 25.5 Capacitive Sensing Setup on page 819). The frequency produced will decrease when the button is touched compared to when it is not touched. By measuring the output frequency with a timer (via the PRS), the change in capacitance can be detected.

The analog comparator contains a feedback loop including an optional internal resistor. This resistor is enabled by setting the CSRE-SEN bit in ACMPn_INPUTSEL. The resistance can be set to any of 8 values by configuring the CSRESSEL bits in ACMPn_INPUTSEL. The source for VADIV is set to V_{ACMPVDD} by setting field VASEL=0 in ACMPn_INPUTSEL. The oscillation rails are defined by the VADIV fields in registers ACMPn_HYSTERESISO/1. The user should select VADIV as the source for NEGSEL, and APORTXCHc for POSSEL in ACMPn_INPUTSEL. When enabled, the comparator output will oscillate between the rails defined by VADIV in ACMPn HYSTERESISO/1.






Figure 25.5. Capacitive Sensing Setup

25.3.8 Interrupts and PRS Output

The analog comparator includes an edge triggered interrupt flag (EDGE in ACMPn_IF). If either IRISE and/or IFALL in ACMPn_CTRL is set, the EDGE interrupt flag will be set on rising and/or falling edge of the comparator output respectively. An interrupt request will be sent if the EDGE interrupt flag in ACMPn_IF is set and enabled through the EDGE bit in ACMPn_IEN. The edge interrupt can also be used to wake up the device from EM3 Stop-EM1 Sleep.

The analog comparator includes the interrupt flag WARMUP in ACMPn_IF which is set when a warm-up sequence has finished. An interrupt request will be sent if the WARMUP interrupt flag in ACMPn_IF is set and enabled through the WARMUP bit in ACMPn_IEN.

The analog comparator can also generate an interrupt if a bus conflict occurs. An interrupt request will be sent if the APORTCONFLICT interrupt flag in ACMPn IF is set and enabled through the APORTCONFLICT bit in ACMPn IEN.

The synchronized comparator output is also available as a PRS output signal.

25.3.9 Output to GPIO

The output from the comparator and the capacitive sense output are available as alternate functions to the GPIO pins. Set the ACMP-PEN bit in ACMPn_ROUTE to enable the output to a pin and the LOCATION bits to select the output location. The GPIO-pin must also be set as output. The output to the GPIO can be inverted by setting the GPIOINV bit in ACMPn_CTRL.

25.3.10 APORT Conflicts

The analog comparator connects to chip pins through APORT buses. It is possible that another APORT client is using a given APORT bus. To help debugging over-utilization of APORT resources the ACMP provides a number of status registers. The ACMPn_APORTREQ gives the user visibility into what APORT buses the ACMP is requesting given the setting of registers ACMPn_INPUTSEL and ACMPn_CTRL. ACMPn_APORTCONFLICT indicates if any of the selections are in conflict, internally or externally.

For example, if the user selects APORT1XCH0 for POSSEL and APORT3XCH1 for NEGSEL, then bits APORT1XCONFLICT and APORT3XCONFLICT would be 1 in register ACMPn_APORTCONFLICT, as it is illegal for POSSEL and NEGSEL to both select an X-bus simultaneously.

If the user wishes the ACMP to monitor the same pin as another APORT client within the system, the ACMP can be configured to not attempt to control the switches on an APORT bus via the fields APORTXMASTERDIS, APORTYMASTERDIS, and APORTVMASTERDIS and APORTYMASTERDIS control if the X or Y bus selected via POSSEL or NEGESEL is mastered or not. APORTVMASTERDIS controls if either the X or Y bus selection of VASEL is mastered or not. When bus mastering is disabled, it is the other APORT client that determines which pin is connected to the APORT bus.

25.3.11 Supply Voltage Monitoring

The ACMP can be used to monitor supply voltages. The ACMP can select which voltage it uses via PWRSEL in ACMPn_CTRL. This voltage can be selected for VADIV using VASEL=0 in ACMPn_INPUTSEL and divided to a voltage with the band-gap reference range using DIVVA in registers ACMPn_HYSTERESIS0/1. The band-gap reference voltage can also be scaled via DIVVB in registers ACMPn_HYSTERESIS0/1 to provide a voltage higher or lower than the scaled VA voltage for comparison.

25.3.12 External Override Interface

The ACMP can be controlled by an external module, for instance LESENSE. In this mode, the external module will take control of the positive input mux control signal, which is normally controlled by ACMP_INPUTSEL_POSSEL. Only the APORTs are selectable for the positive input mux in this mode. Which APORT(s) used is configured in ACMP_EXTIFCTRL_APORTSEL.

ACMP_EXTIFCTRL_APORTSEL also controls the base value for the positive input mux control signal. The external module will be able to add an offset to this base. The resulting mux configuration can be calculated using Figure 25.6 POSSEL in External Override Mode on page 821. The external module controls EXT_OFFSET, while EXT_BASE is controlled by ACMP. See register description of ACMP_EXTIFCTRL_APORTSEL to see values of EXT_BASE.

POSSEL = EXT_BASE + EXT_OFFSET

Figure 25.6. POSSEL in External Override Mode

Note: If only one APORT in a pair is used, the external module needs to be programmed to only use the channels that the ACMP has control of.

The external module is also able to override DIVVA and DIVVB in ACMP_HYSTERESIS0/HYSTERESIS1. This needs to be enabled in the external module. If the external module does not override DIVVA/DIVVB, the configuration in ACMP_HYSTERESIS0/HYSTERESIS1 will be used.

To enable the external override interface these steps must be performed:

- Configure the parts of the ACMP that will not be overridden, i.e. everything except ACMP_INPUTSEL_POSSEL and possibly ACMP_HYSTERESIS0/HYSTERESIS1. Make sure ACMP_CTRL_EN is set.
- · Configure and enable the external override interface in ACMP EXTIFCTRL.
- · Check for APORT conflicts in ACMP APORTCONFLICT.
- · Wait for ACMP STATUS EXTIFACT to go high, indicating that the interface is ready to use.

25.4 Register Map

The offset register address is relative to the registers base address.

Offset	Name	Туре	Description
0x000	ACMPn_CTRL	RW	Control Register
0x004	ACMPn_INPUTSEL	RW	Input Selection Register
0x008	ACMPn_STATUS	R	Status Register
0x00C	ACMPn_IF	R	Interrupt Flag Register
0x010	ACMPn_IFS	W1	Interrupt Flag Set Register
0x014	ACMPn_IFC	(R)W1	Interrupt Flag Clear Register
0x018	ACMPn_IEN	RW	Interrupt Enable Register
0x020	ACMPn_APORTREQ	R	APORT Request Status Register
0x024	ACMPn_APORTCONFLICT	R	APORT Conflict Status Register
0x028	ACMPn_HYSTERESIS0	RW	Hysteresis 0 Register
0x02C	ACMPn_HYSTERESIS1	RW	Hysteresis 1 Register
0x040	ACMPn_ROUTEPEN	RW	I/O Routing Pine Enable Register
0x044	ACMPn_ROUTELOC0	RW	I/O Routing Location Register
0x048	ACMPn_EXTIFCTRL	RW	External Override Interface Control

25.5 Register Description

25.5.1 ACMPn_CTRL - Control Register

Offset															Ri	t Po	sitio	on														
		1	T	1	<u> </u>	1	1		l		1				l					l	1		1	T T	T	1	T	T	<u> </u>	1		
0x000	3	30	29	28	27	26	25	24	23	22	2	20	19	2	17	16	15	4	13	12	7	9	တ	∞	^	9	2	4	က	7	_	0
Reset	0				7020) OXO		•			0	0	0	OXO			0		0x0			0	0	0					0	0		0
Access	₽				2	<u>}</u>					₩	₽	2	<u>}</u>			RW		Z ≷			₩ M	₽	₽					₽	₩ M		R W
Name	FULLBIAS				COBBONIA	DANGE					IFALL	IRISE	INDITEANCE				ACCURACY		PWRSEL			APORTVMASTERDIS	APORTYMASTERDIS	APORTXMASTERDIS					GPIOINV	INACTVAL		N H
Bit	Na	me					Re	set			Ac	ces	s I	Des	crip	tion																

	ш	<u> </u>	= =			<u> </u>		∢ ,	∢ ∢		0 2	Ш					
Bit	Name	Reset	Access	Des	scription												
31	FULLBIAS	0	RW	Full	l Bias Curre	ent											
	Set this bit to 1 for	full bias current.	See the dat	a shee	et for details.												
30	Reserved	To ensure o	compatibility	with fu	ıture devices	s, always wi	rite bi	its to	0. Mc	ore information	n in 1.2 Co	onven-					
29:24	BIASPROG	0x07	RW	Bia	s Configura	ition											
	These bits control	the bias current	level. See th	e data	sheet for de	etails.											
23:22	Reserved	To ensure o	compatibility	with fu	ıture device:	s, always wr	rite bi	its to	0. Mc	ore information	n in 1.2 Co	onven-					
21	IFALL	0	RW	Fall	ling Edge In	terrupt Ser	nse										
	Set this bit to 1 to	set the EDGE int	errupt flag o	n fallin	ng edges of o	comparator	outp	ut.									
	Value	Mode		Des	Description												
	0	DISABLED	DISABLED Interrupt flag is not set on falling edges														
	1	ENABLED		Inte	rrupt flag is	set on falling	g edg	ges									
20	IRISE	0	RW	Ris	ing Edge In	terrupt Sen	ıse										
	Set this bit to 1 to	set the EDGE int	errupt flag o	n risin	g edges of c	omparator o	outpu	ıt.									
	Value	Mode		Des	scription												
	0	DISABLED		Inte	rrupt flag is	not set on ri	ising	edge	s								
	1	ENABLED		Inte	rrupt flag is	set on rising	g edg	es									
19:18	INPUTRANGE	0x0	RW	Inp	ut Range												
	Adjust performand	e of the compara	ator for a give	en inpi	ut voltage ra	nge.											
	Value	Mode		Description													
	0	FULL		Set	ting when th	e input can	be fro	om 0	to AC	CMPVDD.							
	1	GTVDDDIV	/2	Set	ting when th	e input will a	alway	s be	great	ter than ACMF	PVDD/2.						

	Name	Reset	Access	Description
	2	LTVDDDIV2		Setting when the input will always be less than ACMPVDD/2.
17:16	Reserved	To ensure contions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
15	ACCURACY	0	RW	ACMP Accuracy Mode
		For such uses,	such as qu	the comparator. Note, high frequency changes can cause the ACMP per- uickly scanning through multiple channels or setting the ACMP to oscillate
	Value	Mode		Description
	0	LOW		ACMP operates in low-accuracy mode but consumes less current.
	1	HIGH		ACMP operates in high-accuracy mode but consumes more current.
14:12	PWRSEL	0x0	RW	Power Select
	Selects the power sou (EN=0).	urce for the ACN	MP(ACMP\	/DD). NOTE, this field should only be changed when the block is disabled
	Value	Mode		Description
	0	AVDD		AVDD supply
	1	DVDD		DVDD supply
	2	IOVDD0		IOVDD/IOVDD0 supply
	4	IOVDD1		IOVDD1 supply (if part has two I/O voltages)
11	Reserved	To ensure contions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
10	APORTVMASTER-	0	RW	APORT Bus Master Disable for Bus Selected By VASEL
	DIS			
	DIS Determines if the ACI devices to monitor the determination is expected.	e same APORT expected to be for a selected by	Fbus simul from anoth us is ignore	taneously by allowing the ACMP to not master the selected bus. When 1 er peripheral, and the ACMP only passively looks at the bus. When 1, the
	DIS Determines if the ACI devices to monitor the determination is explication of channel from the determination of t	e same APORT expected to be for a selected by	Fbus simul from anoth us is ignore	taneously by allowing the ACMP to not master the selected bus. When 1 er peripheral, and the ACMP only passively looks at the bus. When 1, the
	DIS Determines if the ACI devices to monitor the the determination is explication of channel of the bus has configure	e same APORT expected to be for a selected by	Fbus simul from anoth us is ignore	taneously by allowing the ACMP to not master the selected bus. When 1 er peripheral, and the ACMP only passively looks at the bus. When 1, the ed (the bus is not), and is whatever selection the external device mastering
	DIS Determines if the ACI devices to monitor the the determination is esselection of channel of the bus has configure Value	e same APORT expected to be for a selected by	Fbus simul from anoth us is ignore	taneously by allowing the ACMP to not master the selected bus. When 1 er peripheral, and the ACMP only passively looks at the bus. When 1, the ed (the bus is not), and is whatever selection the external device mastering Description
9	DIS Determines if the ACI devices to monitor the the determination is eselection of channel of the bus has configure Value 0	e same APORT expected to be for a selected by	Fbus simul from anoth us is ignore	taneously by allowing the ACMP to not master the selected bus. When 1 er peripheral, and the ACMP only passively looks at the bus. When 1, the ed (the bus is not), and is whatever selection the external device mastering. Description Bus mastering enabled
	DIS Determines if the ACI devices to monitor the the determination is eselection of channel of the bus has configure Value 0 1 APORTYMASTERDIS Determines if the ACI connected devices to When 1, the determines	e same APORT expected to be a or a selected by d for the APOR	T bus simul from anothus is ignored T bus. RW the APORT me APORTed to be frosted bus is	Bus mastering enabled Bus mastering disabled APORT Bus Y Master Disable T Y bus selected by POSSEL or NEGSEL. This bit allows multiple APOR bus simultaneously by allowing the ACMP to not master the selected bus manother peripheral, and the ACMP only passively looks at the bus. When ignored (the bus is not), and is whatever selection the external device mas
	DIS Determines if the ACI devices to monitor the the determination is eselection of channel of the bus has configure Value 0 1 APORTYMASTERDIS Determines if the ACI connected devices to When 1, the determined the Acid configure of the selection of channel of the ACI connected devices to the ACI conn	e same APORT expected to be a or a selected by d for the APOR	T bus simul from anothus is ignored T bus. RW the APORT me APORTed to be frosted bus is	taneously by allowing the ACMP to not master the selected bus. When 1 er peripheral, and the ACMP only passively looks at the bus. When 1, the ed (the bus is not), and is whatever selection the external device mastering. Description Bus mastering enabled Bus mastering disabled APORT Bus Y Master Disable T Y bus selected by POSSEL or NEGSEL. This bit allows multiple APOR bus simultaneously by allowing the ACMP to not master the selected bus m another peripheral, and the ACMP only passively looks at the bus. When ignored (the bus is not), and is whatever selection the external device master the selected master the selected bus whatever selection the external device master the selected bus the bus is not).
	DIS Determines if the ACI devices to monitor the the determination is eselection of channel for the bus has configure. Value 0 1 APORTYMASTERDIS Determines if the ACI connected devices to When 1, the determinant, the selection of chartering the bus has continued to the content of the	e same APORT expected to be a or a selected by d for the APOR	T bus simul from anothus is ignored T bus. RW the APORT me APORTed to be frosted bus is	taneously by allowing the ACMP to not master the selected bus. When 1 er peripheral, and the ACMP only passively looks at the bus. When 1, the ded (the bus is not), and is whatever selection the external device mastering. Description Bus mastering enabled Bus mastering disabled APORT Bus Y Master Disable T Y bus selected by POSSEL or NEGSEL. This bit allows multiple APOR bus simultaneously by allowing the ACMP to not master the selected bus manother peripheral, and the ACMP only passively looks at the bus. When ignored (the bus is not), and is whatever selection the external device mass.

Bit	Name	Reset	Access	Description										
8	APORTXMASTER- DIS	0	RW	APORT Bus X Master Disable										
	connected devices to When 1, the determine	monitor the sa nation is expecte annel for a selec	me APORT ed to be fro cted bus is	T X bus selected by POSSEL or NEGSEL. This bit allows multiple APORT bus simultaneously by allowing the ACMP to not master the selected bus. In another peripheral, and the ACMP only passively looks at the bus. When ignored (the bus is not), and is whatever selection the external device masses.										
	Value			Description										
	0 Bus mastering enabled													
	1			Bus mastering disabled										
7:4	Reserved	To ensure co	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-										
3	GPIOINV	0	RW	Comparator GPIO Output Invert										
	Set this bit to 1 to invert the comparator alternate function output to GPIO.													
	Value	Mode		Description										
	0	NOTINV		The comparator output to GPIO is not inverted										
	1	INV		The comparator output to GPIO is inverted										
2	INACTVAL	0	RW	Inactive Value										
	The value of this bit i	s used as the co	omparator c	output when the comparator is inactive.										
	Value	Mode		Description										
	0	LOW		The inactive value is 0										
	1	HIGH		The inactive state is 1										
1	Reserved	To ensure co	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-										
0	EN	0	RW	Analog Comparator Enable										
	Enable/disable analo	g comparator.												

25.5.2 ACMPn_INPUTSEL - Input Selection Register

Offset															Bi	it Po	sitic	on															
0x004	31	30	59	28	27	56	25	24	23	22	21	20	19	18	17	16	15	14	13	7.2	1 -		2	ກ ແ		_	9 1	2	4	က	2	_ (
Reset			0×0			0		0		0				 00×0							00×0								Ox0	}			
																									+								
Access			- 8			₩ M		₩ W		₩ M			i	₩ X	RW											\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\							
Name			CSRESSEL			CSRESEN		VLPSEL		VBSEL			į	VASEL									POSSEL										
Bit	Na	me					Re	set			Acc	cess	S	Des	crip	tion																	
31	Re	serv	ed				To ensure compatibility with future devices, always write bits to 0. More information in 1 tions													1.2	Cor	iven-											
30:28	CS	RES	SSE	L			0x0 RW Capacitive Sense Mode Internal Resistor Select																										
		ese l dev						anc	e va	alue	for t	he ii	nte	rnal	сара	acitiv	e se	ense	e res	sis	tor. I	Res	ulti	ng ad	ctua	al re	esisto	or v	alue	es a	re g	ven i	
	Value Mode												Description																				
	0 RES0													Inte	rnal	capa	acitiv	e s	ens	se r	esis	tor	valı	ue 0									
	1						RE	S1						Inte	rnal	capa	acitiv	e s	ens	se r	esis	tor	valı	ue 1									
	2						RE	S2						Inte	rnal	capa	acitiv	e s	ens	se r	esis	tor	valı	ue 2									
	3						RE	S3						Internal capacitive sense resistor value 3																			
	4						RE	S4						Inte		-																	
	5						RE							Inte																			
	6						RE							Inte																			
	7						RE	S7						Inte	rnal	capa	acitiv	e s	ens	se r	esis	tor	valı	ue 7									
27	Re	serv	ed				To tior		ure	com	patil	oility	/ Wİ	ith fu	ture	dev	ices	, alv	vays	's v	vrite	bits	s to	0. M	ore	inf	orma	atioi	n in	1.2	Cor	iven-	
26	CS	RES	SEN				0				RW	'		Сар	acit	ive S	Sens	se N	/lod	de l	Inter	ma	Re	esiste	or l	Ena	ble						
	En	able	/disa	able	the	inte	rnal	cap	acit	ive	sens	e re	sis	stor.																			
25	Re	serv	ed				To tior		ure	com	patil	oility	/ Wİ	ith fu	ture	dev	ices	, alv	vay	's v	vrite	bits	s to	0. M	ore	e inf	orma	atioi	n in	1.2	Cor	iven-	
24	VL	PSE	L				0				RW	'		Lov	/-Po	wer	San	nple	ed V	Vol	tage	Se	elec	tion									
	Se	lect t	the i	inpu	it to	the	sam	pled	ov b	ltage	e VL	Р																					
	Val	ue					Мо	de						Des	cript	ion																	
	0						VAI	DIV						VAE	ΝV																		
	1						VB	DIV						VBE	VIC																		
	_																																

To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conven-

tions

Reserved

23

Bit	Name	Reset	Access	Description									
22	VBSEL	0	RW	VB Selection									
	Select the input for the	e VB Divider											
	Value	Mode		Description									
	0	1V25		1.25V									
	1	2V5		2.50V									
21:16	VASEL	0x00	RW	VA Selection									
	Select the input for the	e VA Divider											
	Mode	Value		Description									
	VDD	0x0		ACMPVDD									
	APORT2YCH0	0x1		APORT2Y Channel 0									
	APORT2YCH2	0x3		APORT2Y Channel 2									
	APORT2YCH4	0x5		APORT2Y Channel 4									
	APORT2YCH30	0x1f		APORT2Y Channel 30									
	APORT1XCH0	0x20		APORT1X Channel 0									
	APORT1YCH1	0x21		APORT1Y Channel 1									
	APORT1XCH2	0x22		APORT1X Channel 2									
	APORT1YCH3	0x23		APORT1Y Channel 3									
	APORT1XCH4	0x24		APORT1X Channel 4									
	APORT1YCH5	0x25		APORT1Y Channel 5									
	APORT1XCH30	0x3e		APORT1X Channel 30									
	APORT1YCH31	0x3f		APORT1Y Channel 31									
15:8	NEGSEL	0x00	RW	Negative Input Select									
	Select negative input.												
	APORT0XCH0	0x00		Dedicated APORT0X Channel 0									
	APORT0XCH1	0x01		Dedicated APORT0X Channel 1									
	APORT0XCH2	0x02		Dedicated APORT0X Channel 2									
	APORT0XCH15	0x0f		Dedicated APORT0X Channel 15									
	APORT0YCH0	0x10		Dedicated APORT0Y Channel 0									
	APORT0YCH1	0x11		Dedicated APORT0Y Channel 1									
	APORT0YCH2	0x12		Dedicated APORT0Y Channel 2									
	APORT0YCH15	0x1f		Dedicated APORT0Y Channel 15									

Name	Reset	Access	Description
APORT1XCH0	0x20		APORT1X Channel 0
APORT1YCH1	0x21		APORT1Y Channel 1
APORT1XCH2	0x22		APORT1X Channel 2
APORT1YCH3	0x23		APORT1Y Channel 3
APORT1XCH4	0x24		APORT1X Channel 4
APORT1YCH5	0x25		APORT1Y Channel 5
APORT1XCH30	0x3e		APORT1X Channel 30
APORT1YCH31	0x3f		APORT1Y Channel 31
APORT2YCH0	0x40		APORT2Y Channel 0
APORT2XCH1	0x41		APORT2X Channel 1
APORT2YCH2	0x42		APORT2Y Channel 2
APORT2XCH3	0x43		APORT2X Channel 3
APORT2YCH4	0x44		APORT2Y Channel 4
APORT2XCH5	0x45		APORT2X Channel 5
APORT2YCH30	0x5e		APORT2Y Channel 30
APORT2XCH31	0x5f		APORT2X Channel 31
APORT3XCH0	0x60		APORT3X Channel 0
APORT3YCH1	0x61		APORT3Y Channel 1
APORT3XCH2	0x62		APORT3X Channel 2
APORT3YCH3	0x63		APORT3Y Channel 3
APORT3XCH4	0x64		APORT3X Channel 4
APORT3YCH5	0x65		APORT3Y Channel 5
APORT3XCH30	0x7e		APORT3X Channel 30
APORT3YCH31	0x7f		APORT3Y Channel 31
APORT4YCH0	0x80		APORT4Y Channel 0
APORT4XCH1	0x81		APORT4X Channel 1
APORT4YCH2	0x82		APORT4Y Channel 2
APORT4XCH3	0x83		APORT4X Channel 3
APORT4YCH4	0x84		APORT4Y Channel 4
APORT4XCH5	0x85		APORT4X Channel 5
APORT4YCH30	0x9e		APORT4Y Channel 30
APORT4XCH31	0x9f		APORT4X Channel 31
DACOUT0	0xf2		DAC Channel 0 Output

Bit	Name	Reset	Access	Description
	DACOUT1	0xf3		DAC Channel 1 Output
	VLP	0xfb		Low-Power Sampled Voltage
	VBDIV	0xfc		Divided VB Voltage
	VADIV	0xfd		Divided VA Voltage
	VDD	0xfe		ACMPVDD as selected via PWRSEL
	VSS	0xff		VSS
7:0	POSSEL	0x00	RW	Positive Input Select
	Select positive input.			
	APORT0XCH0	0x00		Dedicated APORT0X Channel 0
	APORT0XCH1	0x01		Dedicated APORT0X Channel 1
	APORT0XCH2	0x02		Dedicated APORT0X Channel 2
	APORT0XCH15	0x0f		Dedicated APORT0X Channel 15
	APORT0YCH0	0x10		Dedicated APORT0Y Channel 0
	APORT0YCH1	0x11		Dedicated APORT0Y Channel 1
	APORT0YCH2	0x12		Dedicated APORT0Y Channel 2
				•••
	APORT0YCH15	0x1f		Dedicated APORT0Y Channel 15
	APORT1XCH0	0x20		APORT1X Channel 0
	APORT1YCH1	0x21		APORT1Y Channel 1
	APORT1XCH2	0x22		APORT1X Channel 2
	APORT1YCH3	0x23		APORT1Y Channel 3
	APORT1XCH4	0x24		APORT1X Channel 4
	APORT1YCH5	0x25		APORT1Y Channel 5
	APORT1XCH30	0x3e		APORT1X Channel 30
	APORT1YCH31	0x3f		APORT1Y Channel 31
	APORT2YCH0	0x40		APORT2Y Channel 0
	APORT2XCH1	0x41		APORT2X Channel 1
	APORT2YCH2	0x42		APORT2Y Channel 2
	APORT2XCH3	0x43		APORT2X Channel 3
	APORT2YCH4	0x44		APORT2Y Channel 4
	APORT2XCH5	0x45		APORT2X Channel 5
	APORT2YCH30	0x5e		APORT2Y Channel 30
	APORT2XCH31	0x5f		APORT2X Channel 31

Bit	Name	Reset Acce	ss Description
DIL	APORT3XCH0	Reset Acce	APORT3X Channel 0
	APORT3YCH1	0x61	APORT3Y Channel 1
	APORT3XCH2	0x62	APORT3X Channel 2
	APORT3YCH3	0x63	APORT3Y Channel 3
	APORT3XCH4	0x64	APORT3X Channel 4
	APORT3YCH5	0x65	APORT3Y Channel 5
	APORT3XCH30	0x7e	APORT3X Channel 30
	APORT3YCH31	0x7f	APORT3Y Channel 31
	APORT4YCH0	0x80	APORT4Y Channel 0
	APORT4XCH1	0x81	APORT4X Channel 1
	APORT4YCH2	0x82	APORT4Y Channel 2
	APORT4XCH3	0x83	APORT4X Channel 3
	APORT4YCH4	0x84	APORT4Y Channel 4
	APORT4XCH5	0x85	APORT4X Channel 5
	APORT4YCH30	0x9e	APORT4Y Channel 30
	APORT4XCH31	0x9f	APORT4X Channel 31
	DACOUT0	0xf2	DAC Channel 0 Output
	DACOUT1	0xf3	DAC Channel 1 Output
	VLP	0xfb	Low-Power Sampled Voltage
	VBDIV	0xfc	Divided VB Voltage
	VADIV	0xfd	Divided VA Voltage
	VDD	0xfe	ACMPVDD as selected via PWRSEL
	VSS	0xff	VSS

25.5.3 ACMPn_STATUS - Status Register

Offset															Ві	it Po	siti	on														
0x008	31	30	29	28	27	26	25	24	23	22	21	20	19	9	17	16	15	4	13	12	7	10	6	8	7	9	5	4	က	2	_	0
Reset		'	'		'						•			•	'	•											•		0	0	0	0
Access																													~	22	~	œ
Name																													EXTIFACT	APORTCONFLICT	ACMPOUT	ACMPACT

Bit	Name	Reset	Access	Description
31:4	Reserved	To ensure contions	patibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
3	EXTIFACT	0	R	External Override Interface Active
	This bit is set when the	ne external overri	de interfac	te is ready to use.
2	APORTCONFLICT	0	R	APORT Conflict Output
	1 if any of the APORT	BUSes being re	equested b	y the ACMPn are also being requested by another peripheral
1	ACMPOUT	0	R	Analog Comparator Output
	Analog comparator or	utput value.		
0	ACMPACT	0	R	Analog Comparator Active
	Analog comparator a	ctive status.		

25.5.4 ACMPn_IF - Interrupt Flag Register

Offset															Bi	t Po	siti	on														
0x00C	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	5	4	က	2	_	0
Reset					'						'					'					<u>'</u>			'			'	•	'	0	0	0
Access																														22	22	22
Name																														APORTCONFLICT	WARMUP	EDGE

Bit	Name	Reset	Access	Description
31:3	Reserved	To ensure cor tions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
2	APORTCONFLICT	0	R	APORT Conflict Interrupt Flag
	1 if any of the APORT	ΓBUSes being r	equested b	by the ACMPn are also being requested by another peripheral
1	WARMUP	0	R	Warm-up Interrupt Flag
	Indicates that the ana	alog comparator	warm-up p	period is finished.
0	EDGE	0	R	Edge Triggered Interrupt Flag
	Indicates that there h	as been a rising	or falling e	edge on the analog comparator output.

25.5.5 ACMPn_IFS - Interrupt Flag Set Register

Offset															Bi	t Po	siti	on														
0x010	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	5	4	က	2	_	0
Reset					•										•			•									•			0	0	0
Access																														W1	W 1	M
Name																														APORTCONFLICT	WARMUP	EDGE

Bit	Name	Reset	Access	Description
31:3	Reserved	To ensure cor tions	mpatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
2	APORTCONFLICT	0	W1	Set APORTCONFLICT Interrupt Flag
	Write 1 to set the APO	ORTCONFLICT	interrupt fla	ag
1	WARMUP	0	W1	Set WARMUP Interrupt Flag
	Write 1 to set the WA	RMUP interrupt	flag	
0	EDGE	0	W1	Set EDGE Interrupt Flag
	Write 1 to set the ED	GE interrupt flag		

25.5.6 ACMPn_IFC - Interrupt Flag Clear Register

Offset	Bit Position			
0x014	3 4 5 2 6 6 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	2	_	0
Reset		0	0	0
Access		(R)W1	(R)W1	(R)W1
Name		APORTCONFLICT	WARMUP	EDGE

Bit	Name	Reset	Access	Description
31:3	Reserved	To ensure contions	npatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
2	APORTCONFLICT	0	(R)W1	Clear APORTCONFLICT Interrupt Flag
	Write 1 to clear the A rupt flags (This feature			flag. Reading returns the value of the IF and clears the corresponding interval in MSC.).
1	WARMUP	0	(R)W1	Clear WARMUP Interrupt Flag
	Write 1 to clear the W (This feature must be	•	•	ading returns the value of the IF and clears the corresponding interrupt flags .
0	EDGE	0	(R)W1	Clear EDGE Interrupt Flag
	Write 1 to clear the E (This feature must be			g returns the value of the IF and clears the corresponding interrupt flags .

25.5.7 ACMPn_IEN - Interrupt Enable Register

Offset															Bi	t Po	siti	on														
0x018	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	2	4	က	2	_	0
Reset														'		'					<u>'</u>				'		'	•		0	0	0
Access																														₽	Z.	₩ M
Name																														APORTCONFLICT	WARMUP	EDGE

Bit	Name	Reset	Access	Description
31:3	Reserved	To ensure cor tions	mpatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
2	APORTCONFLICT	0	RW	APORTCONFLICT Interrupt Enable
	Enable/disable the Al	PORTCONFLIC	T interrupt	
1	WARMUP	0	RW	WARMUP Interrupt Enable
	Enable/disable the W	ARMUP interrup	ot	
0	EDGE	0	RW	EDGE Interrupt Enable
	Enable/disable the El	DGE interrupt		

25.5.8 ACMPn_APORTREQ - APORT Request Status Register

Offset															Bi	t Po	siti	on														
0x020	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	ဝ	∞	7	9	2	4	က	7	_	0
Reset				•			•				•									•			0	0	0	0	0	0	0	0	0	0
Access																							22	22	~	22	22	22	22	2	22	~
Name																							APORT4YREQ	APORT4XREQ	APORT3YREQ	APORT3XREQ	APORT2YREQ	APORT2XREQ	APORT1YREQ	APORT1XREQ	APORTOYREQ	APORT0XREQ

Bit	Name	Reset	Access	Description
31:10	Reserved	To ensure com tions	patibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
9	APORT4YREQ	0	R	1 If the Bus Connected to APORT4Y is Requested
	Reports if the bus co	onnected to APOR	T4Y is be	ing requested from the APORT
8	APORT4XREQ	0	R	1 If the Bus Connected to APORT4X is Requested
	Reports if the bus co	onnected to APOR	T4X is be	ing requested from the APORT
7	APORT3YREQ	0	R	1 If the Bus Connected to APORT3Y is Requested
	Reports if the bus co	onnected to APOR	T3Y is be	ing requested from the APORT
6	APORT3XREQ	0	R	1 If the Bus Connected to APORT3X is Requested
	Reports if the bus co	onnected to APOR	T3X is be	ing requested from the APORT
5	APORT2YREQ	0	R	1 If the Bus Connected to APORT2Y is Requested
	Reports if the bus co	onnected to APOR	T2Y is be	ing requested from the APORT
4	APORT2XREQ	0	R	1 If the Bus Connected to APORT2X is Requested
	Reports if the bus co	onnected to APOR	T2X is be	ing requested from the APORT
3	APORT1YREQ	0	R	1 If the Bus Connected to APORT1X is Requested
	Reports if the bus co	onnected to APOR	T1X is be	ing requested from the APORT
2	APORT1XREQ	0	R	1 If the Bus Connected to APORT2X is Requested
	Reports if the bus co	onnected to APOR	T2X is be	ing requested from the APORT
1	APORT0YREQ	0	R	1 If the Bus Connected to APORT0Y is Requested
	Reports if the bus co	onnected to APOR	T0Y is be	ing requested from the APORT
0	APORT0XREQ	0	R	1 If the Bus Connected to APORT0X is Requested
	Reports if the bus co	onnected to APOR	T0X is be	ing requested from the APORT

25.5.9 ACMPn_APORTCONFLICT - APORT Conflict Status Register

Offset															Bi	t Po	siti	on														
0x024	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	ဝ	ω	7	9	2	4	က	7	_	0
Reset							•																0	0	0	0	0	0	0	0	0	0
Access																							22	22	2	22	22	22	22	22	22	~
Name																							APORT4YCONFLICT	APORT4XCONFLICT	APORT3YCONFLICT	APORT3XCONFLICT	APORT2YCONFLICT	APORT2XCONFLICT	APORT1YCONFLICT	APORT1XCONFLICT	APORT0YCONFLICT	APORT0XCONFLICT

Reports if the bus connected to APORT4Y is is also being requested by another peripheral 8					
APORT4YCONFLICT 0 R 1 If the Bus Connected to APORT4Y is in Conflict With Anothe Peripheral Reports if the bus connected to APORT4Y is is also being requested by another peripheral Reports if the bus connected to APORT4X is is also being requested by another peripheral Reports if the bus connected to APORT4X is is also being requested by another peripheral Reports if the bus connected to APORT4X is is also being requested by another peripheral Reports if the bus connected to APORT3Y is is also being requested by another peripheral Reports if the bus connected to APORT3Y is is also being requested by another peripheral Reports if the bus connected to APORT3X is is also being requested by another peripheral Reports if the bus connected to APORT3X is is also being requested by another peripheral Reports if the bus connected to APORT2Y is is also being requested by another peripheral APORT2YCONFLICT 0 R 1 If the Bus Connected to APORT2Y is in Conflict With Anothe Peripheral Reports if the bus connected to APORT2X is is also being requested by another peripheral APORT2YCONFLICT 0 R 1 If the Bus Connected to APORT2X is in Conflict With Anothe Peripheral Reports if the bus connected to APORT2X is is also being requested by another peripheral APORT1YCONFLICT 0 R 1 If the Bus Connected to APORT1X is in Conflict With Anothe Peripheral Reports if the bus connected to APORT1X is is also being requested by another peripheral APORT1XCONFLICT 0 R 1 If the Bus Connected to APORT1X is in Conflict With Anothe Peripheral Reports if the bus connected to APORT1X is is also being requested by another peripheral APORT1XCONFLICT 0 R 1 If the Bus Connected to APORT1X is in Conflict With Anothe Peripheral Reports if the bus connected to APORT1X is is also being requested by another peripheral Reports if the bus connected to APORT1X is is also being requested by another peripheral Reports if the bus connected to APORT1X is is also being requested by another peripheral	Bit	Name	Reset	Access	Description
Reports if the bus connected to APORT4Y is is also being requested by another peripheral APORT4XCONFLICT 0 R 1 If the Bus Connected to APORT4X is in Conflict With Another Peripheral Reports if the bus connected to APORT4X is is also being requested by another peripheral APORT3YCONFLICT 0 R 1 If the Bus Connected to APORT3Y is in Conflict With Another Peripheral Reports if the bus connected to APORT3Y is is also being requested by another peripheral APORT3XCONFLICT 0 R 1 If the Bus Connected to APORT3X is in Conflict With Another Peripheral Reports if the bus connected to APORT3X is is also being requested by another peripheral APORT2YCONFLICT 0 R 1 If the Bus Connected to APORT2Y is in Conflict With Another Peripheral APORT2XCONFLICT 0 R 1 If the Bus Connected to APORT2Y is in Conflict With Another Peripheral APORT2XCONFLICT 0 R 1 If the Bus Connected to APORT2X is in Conflict With Another Peripheral APORT2XCONFLICT 0 R 1 If the Bus Connected to APORT1X is in Conflict With Another Peripheral APORT1YCONFLICT 0 R 1 If the Bus Connected to APORT1X is in Conflict With Another Peripheral APORT1YCONFLICT 0 R 1 If the Bus Connected to APORT1X is in Conflict With Another Peripheral APORT1YCONFLICT 0 R 1 If the Bus Connected to APORT1X is in Conflict With Another Peripheral APORT1XCONFLICT 0 R 1 If the Bus Connected to APORT1X is in Conflict With Another Peripheral APORT1XCONFLICT 0 R 1 If the Bus Connected to APORT1X is in Conflict With Another Peripheral APORT1XCONFLICT 0 R 1 If the Bus Connected to APORT1X is in Conflict With Another Peripheral	31:10	Reserved		patibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
APORT4XCONFLICT 0 R 1 If the Bus Connected to APORT4X is in Conflict With Anothe Peripheral Reports if the bus connected to APORT4X is is also being requested by another peripheral APORT3YCONFLICT 0 R 1 If the Bus Connected to APORT3Y is in Conflict With Anothe Peripheral Reports if the bus connected to APORT3Y is is also being requested by another peripheral Reports if the bus connected to APORT3Y is is also being requested by another peripheral Reports if the bus connected to APORT3X is is also being requested by another peripheral Reports if the bus connected to APORT3X is is also being requested by another peripheral Reports if the bus connected to APORT2Y is is also being requested by another peripheral Reports if the bus connected to APORT2Y is is also being requested by another peripheral Reports if the bus connected to APORT2X is is also being requested by another peripheral Reports if the bus connected to APORT2X is is also being requested by another peripheral Reports if the bus connected to APORT2X is is also being requested by another peripheral Reports if the bus connected to APORT1X is is also being requested by another peripheral Reports if the bus connected to APORT1X is is also being requested by another peripheral Reports if the bus connected to APORT1X is is also being requested by another peripheral Reports if the bus connected to APORT1X is is also being requested by another peripheral Reports if the bus connected to APORT1X is is also being requested by another peripheral Reports if the bus connected to APORT1X is is also being requested by another peripheral	9	APORT4YCONFLICT	0	R	1 If the Bus Connected to APORT4Y is in Conflict With Another Peripheral
Reports if the bus connected to APORT4X is is also being requested by another peripheral 7 APORT3YCONFLICT 0 R 1 If the Bus Connected to APORT3Y is in Conflict With Another Peripheral Reports if the bus connected to APORT3Y is is also being requested by another peripheral 8 APORT3XCONFLICT 0 R 1 If the Bus Connected to APORT3X is in Conflict With Another Peripheral 8 Reports if the bus connected to APORT3X is is also being requested by another peripheral 8 Reports if the bus connected to APORT3X is is also being requested by another peripheral 9 APORT2YCONFLICT 0 R 1 If the Bus Connected to APORT2Y is in Conflict With Another Peripheral 9 Reports if the bus connected to APORT2Y is is also being requested by another peripheral 9 APORT2XCONFLICT 0 R 1 If the Bus Connected to APORT2X is in Conflict With Another Peripheral 9 APORT1YCONFLICT 0 R 1 If the Bus Connected to APORT1X is in Conflict With Another Peripheral 9 APORT1YCONFLICT 0 R 1 If the Bus Connected to APORT1X is in Conflict With Another Peripheral 1 APORT1XCONFLICT 0 R 1 If the Bus Connected to APORT1X is in Conflict With Another Peripheral 1 APORT1XCONFLICT 0 R 1 If the Bus Connected to APORT1X is in Conflict With Another Peripheral 1 APORT0YCONFLICT 0 R 1 If the Bus Connected to APORT1X is in Conflict With Another Peripheral 1 APORT0YCONFLICT 0 R 1 If the Bus Connected to APORT0Y is in Conflict With Another Peripheral		Reports if the bus con	nected to APOR	RT4Y is is a	also being requested by another peripheral
APORT3YCONFLICT 0 R 1 If the Bus Connected to APORT3Y is in Conflict With Anothe Peripheral Reports if the bus connected to APORT3Y is is also being requested by another peripheral APORT3XCONFLICT 0 R 1 If the Bus Connected to APORT3X is in Conflict With Anothe Peripheral Reports if the bus connected to APORT3X is is also being requested by another peripheral APORT2YCONFLICT 0 R 1 If the Bus Connected to APORT2Y is in Conflict With Anothe Peripheral Reports if the bus connected to APORT2Y is is also being requested by another peripheral APORT2XCONFLICT 0 R 1 If the Bus Connected to APORT2X is in Conflict With Another Peripheral Reports if the bus connected to APORT2X is is also being requested by another peripheral APORT1YCONFLICT 0 R 1 If the Bus Connected to APORT1X is in Conflict With Another Peripheral Reports if the bus connected to APORT1X is is also being requested by another peripheral APORT1XCONFLICT 0 R 1 If the Bus Connected to APORT1X is in Conflict With Another Peripheral APORT1XCONFLICT 0 R 1 If the Bus Connected to APORT1X is in Conflict With Another Peripheral APORT0YCONFLICT 0 R 1 If the Bus Connected to APORT1X is in Conflict With Another Peripheral	8	APORT4XCONFLICT	0	R	1 If the Bus Connected to APORT4X is in Conflict With Another Peripheral
Reports if the bus connected to APORT3Y is is also being requested by another peripheral APORT3XCONFLICT 0 R 1 If the Bus Connected to APORT3X is in Conflict With Another Peripheral Reports if the bus connected to APORT3X is is also being requested by another peripheral APORT2YCONFLICT 0 R 1 If the Bus Connected to APORT2Y is in Conflict With Another Peripheral Reports if the bus connected to APORT2Y is is also being requested by another peripheral APORT2XCONFLICT 0 R 1 If the Bus Connected to APORT2X is in Conflict With Another Peripheral Reports if the bus connected to APORT2X is is also being requested by another peripheral APORT1YCONFLICT 0 R 1 If the Bus Connected to APORT1X is in Conflict With Another Peripheral Reports if the bus connected to APORT1X is is also being requested by another peripheral APORT1XCONFLICT 0 R 1 If the Bus Connected to APORT1X is in Conflict With Another Peripheral Reports if the bus connected to APORT1X is is also being requested by another peripheral APORT1YCONFLICT 0 R 1 If the Bus Connected to APORT1X is in Conflict With Another Peripheral APORT0YCONFLICT 0 R 1 If the Bus Connected to APORT1X is in Conflict With Another Peripheral		Reports if the bus con	nected to APOR	RT4X is is a	also being requested by another peripheral
APORT3XCONFLICT 0 R 1 If the Bus Connected to APORT3X is in Conflict With Anothe Peripheral Reports if the bus connected to APORT3X is is also being requested by another peripheral Reports if the bus connected to APORT2Y is is also being requested by another peripheral Reports if the bus connected to APORT2Y is is also being requested by another peripheral Reports if the bus connected to APORT2Y is is also being requested to APORT2X is in Conflict With Anothe Peripheral Reports if the bus connected to APORT2X is is also being requested by another peripheral Reports if the bus connected to APORT1X is is also being requested by another peripheral Reports if the bus connected to APORT1X is is also being requested by another peripheral Reports if the bus connected to APORT1X is is also being requested by another peripheral Reports if the bus connected to APORT1X is is also being requested by another peripheral Reports if the bus connected to APORT1X is is also being requested by another peripheral Reports if the bus connected to APORT1X is is also being requested by another peripheral Reports if the bus connected to APORT1X is is also being requested by another peripheral Reports if the bus connected to APORT1X is is also being requested by another peripheral	7	APORT3YCONFLICT	0	R	1 If the Bus Connected to APORT3Y is in Conflict With Another Peripheral
Peripheral Reports if the bus connected to APORT3X is is also being requested by another peripheral APORT2YCONFLICT 0 R 1 If the Bus Connected to APORT2Y is in Conflict With Another Peripheral Reports if the bus connected to APORT2Y is is also being requested by another peripheral APORT2XCONFLICT 0 R 1 If the Bus Connected to APORT2X is in Conflict With Another Peripheral Reports if the bus connected to APORT2X is is also being requested by another peripheral APORT1YCONFLICT 0 R 1 If the Bus Connected to APORT1X is in Conflict With Another Peripheral Reports if the bus connected to APORT1X is is also being requested by another peripheral APORT1XCONFLICT 0 R 1 If the Bus Connected to APORT1X is in Conflict With Another Peripheral Reports if the bus connected to APORT1X is is also being requested by another peripheral Reports if the bus connected to APORT1X is is also being requested by another peripheral APORT0YCONFLICT 0 R 1 If the Bus Connected to APORT1X is in Conflict With Another Peripheral		Reports if the bus con	nected to APOR	RT3Y is is a	also being requested by another peripheral
APORT2YCONFLICT 0 R 1 If the Bus Connected to APORT2Y is in Conflict With Anothe Peripheral Reports if the bus connected to APORT2Y is is also being requested by another peripheral APORT2XCONFLICT 0 R 1 If the Bus Connected to APORT2X is in Conflict With Anothe Peripheral Reports if the bus connected to APORT2X is is also being requested by another peripheral APORT1YCONFLICT 0 R 1 If the Bus Connected to APORT1X is in Conflict With Anothe Peripheral Reports if the bus connected to APORT1X is is also being requested by another peripheral APORT1XCONFLICT 0 R 1 If the Bus Connected to APORT1X is in Conflict With Anothe Peripheral Reports if the bus connected to APORT1X is is also being requested by another peripheral APORT0YCONFLICT 0 R 1 If the Bus Connected to APORT0Y is in Conflict With Another	6	APORT3XCONFLICT	0	R	1 If the Bus Connected to APORT3X is in Conflict With Another Peripheral
Reports if the bus connected to APORT2Y is is also being requested by another peripheral APORT2XCONFLICT 0 R 1 If the Bus Connected to APORT2X is in Conflict With Another Peripheral Reports if the bus connected to APORT2X is is also being requested by another peripheral APORT1YCONFLICT 0 R 1 If the Bus Connected to APORT1X is in Conflict With Another Peripheral Reports if the bus connected to APORT1X is is also being requested by another peripheral APORT1XCONFLICT 0 R 1 If the Bus Connected to APORT1X is in Conflict With Another Peripheral Reports if the bus connected to APORT1X is is also being requested by another peripheral APORT0YCONFLICT 0 R 1 If the Bus Connected to APORT0Y is in Conflict With Another Peripheral		Reports if the bus con	nected to APOR	RT3X is is	also being requested by another peripheral
APORT2XCONFLICT 0 R 1 If the Bus Connected to APORT2X is in Conflict With Another Peripheral Reports if the bus connected to APORT2X is is also being requested by another peripheral APORT1YCONFLICT 0 R 1 If the Bus Connected to APORT1X is in Conflict With Another Peripheral Reports if the bus connected to APORT1X is is also being requested by another peripheral APORT1XCONFLICT 0 R 1 If the Bus Connected to APORT1X is in Conflict With Another Peripheral Reports if the bus connected to APORT1X is is also being requested by another peripheral APORT0YCONFLICT 0 R 1 If the Bus Connected to APORT0Y is in Conflict With Another	5	APORT2YCONFLICT	0	R	1 If the Bus Connected to APORT2Y is in Conflict With Another Peripheral
Reports if the bus connected to APORT2X is is also being requested by another peripheral APORT1YCONFLICT 0 R 1 If the Bus Connected to APORT1X is in Conflict With Another Peripheral Reports if the bus connected to APORT1X is is also being requested by another peripheral APORT1XCONFLICT 0 R 1 If the Bus Connected to APORT1X is in Conflict With Another Peripheral Reports if the bus connected to APORT1X is is also being requested by another peripheral APORT0YCONFLICT 0 R 1 If the Bus Connected to APORT0Y is in Conflict With Another		Reports if the bus con	nected to APOR	RT2Y is is a	also being requested by another peripheral
APORT1YCONFLICT 0 R 1 If the Bus Connected to APORT1X is in Conflict With Another Peripheral Reports if the bus connected to APORT1X is is also being requested by another peripheral APORT1XCONFLICT 0 R 1 If the Bus Connected to APORT1X is in Conflict With Another Peripheral Reports if the bus connected to APORT1X is is also being requested by another peripheral APORT0YCONFLICT 0 R 1 If the Bus Connected to APORT0Y is in Conflict With Another	4	APORT2XCONFLICT	0	R	1 If the Bus Connected to APORT2X is in Conflict With Another Peripheral
Reports if the bus connected to APORT1X is is also being requested by another peripheral 2 APORT1XCONFLICT 0 R 1 If the Bus Connected to APORT1X is in Conflict With Another Peripheral Reports if the bus connected to APORT1X is is also being requested by another peripheral 1 APORT0YCONFLICT 0 R 1 If the Bus Connected to APORT0Y is in Conflict With Another		Reports if the bus con	nected to APOR	RT2X is is a	also being requested by another peripheral
2 APORT1XCONFLICT 0 R 1 If the Bus Connected to APORT1X is in Conflict With Another Peripheral Reports if the bus connected to APORT1X is is also being requested by another peripheral 1 APORT0YCONFLICT 0 R 1 If the Bus Connected to APORT0Y is in Conflict With Another	3	APORT1YCONFLICT	0	R	1 If the Bus Connected to APORT1X is in Conflict With Another Peripheral
Peripheral Reports if the bus connected to APORT1X is is also being requested by another peripheral 1 APORT0YCONFLICT 0 R 1 If the Bus Connected to APORT0Y is in Conflict With Another		Reports if the bus con	nected to APOR	RT1X is is a	also being requested by another peripheral
1 APORTOYCONFLICT 0 R 1 If the Bus Connected to APORTOY is in Conflict With Another	2	APORT1XCONFLICT	0	R	1 If the Bus Connected to APORT1X is in Conflict With Another Peripheral
		Reports if the bus con	nected to APOR	RT1X is is a	also being requested by another peripheral
•	1	APORT0YCONFLICT	0	R	1 If the Bus Connected to APORT0Y is in Conflict With Another Peripheral
Reports if the bus connected to APORT0Y is is also being requested by another peripheral		Reports if the bus con	nected to APOR	RT0Y is is a	also being requested by another peripheral

Bit	Name	Reset	Access	Description
0	APORT0XCONFLICT	0	R	1 If the Bus Connected to APORT0X is in Conflict With Another Peripheral
	Reports if the bus con	nected to APOF	RT0X is is a	also being requested by another peripheral

25.5.10 ACMPn_HYSTERESIS0 - Hysteresis 0 Register

Offset															Bi	t Po	siti	on													
0x028	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	7	10	6	8	7	9	5	4	e (2 4	- 0
Reset					0	0000							0	000															·	000	
Access					2	<u>}</u>							2	2																S.	
Name					0/	<u> </u>							2	<u> </u>																HYST	

Bit	Name	Reset	Access	Description
31:30	Reserved	To ensure co	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
29:24	DIVVB	0x00	RW	Divider for VB Voltage When ACMPOUT=0
	Divider to scale VB	when ACMPOU	T=0. VBDIV	= VB * (DIVVB+1)/64.
23:22	Reserved	To ensure co	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
21:16	DIVVA	0x00	RW	Divider for VA Voltage When ACMPOUT=0
	Divider to scale VA	when ACMPOUT	Γ=0. VADIV	= VA * (DIVVA+1)/64.
15:4	Reserved	To ensure co	ompatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
3:0	HYST	0x0	RW	Hysteresis Select When ACMPOUT=0

Select hysteresis level when comparator output is 0. The hysteresis levels can vary, please see the electrical characteristics for the device for more information.

Value	Mode	Description
0	HYST0	No hysteresis
1	HYST1	14 mV hysteresis
2	HYST2	25 mV hysteresis
3	HYST3	30 mV hysteresis
4	HYST4	35 mV hysteresis
5	HYST5	39 mV hysteresis
6	HYST6	42 mV hysteresis
7	HYST7	45 mV hysteresis
8	HYST8	No hysteresis
9	HYST9	-14 mV hysteresis
10	HYST10	-25 mV hysteresis
11	HYST11	-30 mV hysteresis
12	HYST12	-35 mV hysteresis
13	HYST13	-39 mV hysteresis
14	HYST14	-42 mV hysteresis
15	HYST15	-45 mV hysteresis

25.5.11 ACMPn_HYSTERESIS1 - Hysteresis 1 Register

Offset															Ві	t Po	siti	on														
0x02C	31	30	29	28	27	26	25	24	23	22	21	20	19	8	17	16	15	4	13	12	7	10	6	8	7	9	5	4	က	2	_	0
Reset		•			0	OXO						•	0	0000		•		•												>	3	
Access					2	<u>}</u>							2	<u>}</u>																2	2	
Name					0//10	۵ > ک							\$ \frac{1}{2}	¥ > 1																IV CI	- 2 -	

Bit	Name	Reset	Access	Description
31:30	Reserved	To ensure cortions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
29:24	DIVVB	0x00	RW	Divider for VB Voltage When ACMPOUT=1
	Divider to scale VB w	hen ACMPOUT	=1. VBDIV	= VB * (DIVVB+1)/64.
23:22	Reserved	To ensure cor tions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
21:16	DIVVA	0x00	RW	Divider for VA Voltage When ACMPOUT=1
	Divider to scale VA w	hen ACMPOUT	=1. VADIV	= VA * (DIVVA+1)/64.
15:4	Reserved	To ensure cortions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
3:0	HYST	0x0	RW	Hysteresis Select When ACMPOUT=1

Select hysteresis level when comparator output is 1. The hysteresis levels can vary, please see the electrical characteristics for the device for more information.

Value	Mode	Description
0	HYST0	No hysteresis
1	HYST1	14 mV hysteresis
2	HYST2	25 mV hysteresis
3	HYST3	30 mV hysteresis
4	HYST4	35 mV hysteresis
5	HYST5	39 mV hysteresis
6	HYST6	42 mV hysteresis
7	HYST7	45 mV hysteresis
8	HYST8	No hysteresis
9	HYST9	-14 mV hysteresis
10	HYST10	-25 mV hysteresis
11	HYST11	-30 mV hysteresis
12	HYST12	-35 mV hysteresis
13	HYST13	-39 mV hysteresis
14	HYST14	-42 mV hysteresis
15	HYST15	-45 mV hysteresis

25.5.12 ACMPn_ROUTEPEN - I/O Routing Pine Enable Register

Offset															Bi	t Po	siti	on														
0x040	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	œ	7	9	5	4	က	2	_	0
Reset		•	'		'	•								'	'		•										'	•				0
Access																																Z.
Name																																OUTPEN
Bit	Na	me					Re	set			Ac	cess	s I	Des	crip	tion																

Bit	Name	Reset	Access	Description
31:1	Reserved	To ensure co	mpatibility (with future devices, always write bits to 0. More information in 1.2 Conven-
0	OUTPEN	0	RW	ACMP Output Pin Enable
	Enable/disable analo	g comparator o	utput to pin	

25.5.13 ACMPn_ROUTELOC0 - I/O Routing Location Register

	_		
Offset			Bit Position
0x044	29 30 27 27 28 29 27 29	25 24 25 27 20 20 20 20 20 20 20 20 20 20 20 20 20	6 8 5 6 7 7 7 6 7
Reset			00×00
Access			RW.
Name			OUTLOC
Bit	Name	Reset Access	Description
31:6	Reserved	To ensure compatibility tions	with future devices, always write bits to 0. More information in 1.2 Conven-
5:0	OUTLOC	0x00 RW	I/O Location
	Decides the locati	ion of the OUT pin.	
	Value	Mode	Description
	0	LOC0	Location 0
	1	LOC1	Location 1
	2	LOC2	Location 2
	3	LOC3	Location 3
	4	LOC4	Location 4
	5	LOC5	Location 5
	6	LOC6	Location 6
	7	LOC7	Location 7
	8	LOC8	Location 8
	9	LOC9	Location 9
	10	LOC10	Location 10
	11	LOC11	Location 11
	12	LOC12	Location 12
	13	LOC13	Location 13
	14	LOC14	Location 14
	15	LOC15	Location 15
	16	LOC16	Location 16
	17	LOC17	Location 17
	18	LOC18	Location 18
	19	LOC19	Location 19
	20	LOC20	Location 20
	21	LOC21	Location 21
	22	LOC22	Location 22

Name	Reset	Access	Description
23	LOC23		Location 23
24	LOC24		Location 24
25	LOC25		Location 25
26	LOC26		Location 26
27	LOC27		Location 27
28	LOC28		Location 28
29	LOC29		Location 29
30	LOC30		Location 30
31	LOC31		Location 31

25.5.14 ACMPn_EXTIFCTRL - External Override Interface Control

Offset															Bi	t Po	siti	on														
0x048	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	41	13	12	7	10	6	8	7	9	5	4	က	2	_	0
Reset				•						•		•			•	•		•		•						2	OXO					0
Access																										2	<u>}</u>					RW W
Name																										I DO TO CO	APOR SEL					EN

Bit	Name	Reset	Access	Description
31:8	Reserved	To ensure tions	compatibility	with future devices, always write bits to 0. More information in 1.2 Conven-
7:4	APORTSEL	0x0	RW	APORT Selection for External Interface


Decides which APORT(s) the ACMP will use when controlled by an external module.

Value	Mode	Description
0	APORT0X	APORT0X used. EXT_BASE = ACMP_INPUTSEL_POS- SEL_APORT0XCH0.
1	APORT0Y	APORT0Y used. EXT_BASE = ACMP_INPUTSEL_POS- SEL_APORT0YCH0.
2	APORT1X	APORT1X used. EXT_BASE = ACMP_INPUTSEL_POS- SEL_APORT1XCH0.
3	APORT1Y	APORT1Y used. EXT_BASE = ACMP_INPUTSEL_POS- SEL_APORT1XCH0.
4	APORT1XY	APORT1X/Y used. EXT_BASE = ACMP_INPUTSEL_POS- SEL_APORT1XCH0.
5	APORT2X	APORT2X used. EXT_BASE = ACMP_INPUTSEL_POS- SEL_APORT2YCH0.
6	APORT2Y	APORT2Y used. EXT_BASE = ACMP_INPUTSEL_POS- SEL_APORT2YCH0.
7	APORT2YX	APORT2Y/X used. EXT_BASE = ACMP_INPUTSEL_POS- SEL_APORT2YCH0.
8	APORT3X	APORT3X used. EXT_BASE = ACMP_INPUTSEL_POS- SEL_APORT3XCH0.
9	APORT3Y	APORT3Y used. EXT_BASE = ACMP_INPUTSEL_POS- SEL_APORT3XCH0.
10	APORT3XY	APORT3X/Y used. EXT_BASE = ACMP_INPUTSEL_POS- SEL_APORT3XCH0.
11	APORT4X	APORT4X used. EXT_BASE = ACMP_INPUTSEL_POS- SEL_APORT4YCH0.
12	APORT4Y	APORT4Y used. EXT_BASE = ACMP_INPUTSEL_POS- SEL_APORT4YCH0.
13	APORT4YX	APORT4Y/X used. EXT_BASE = ACMP_INPUTSEL_POS- SEL_APORT4YCH0.

Bit	Name	Reset	Access	Description
3:1	Reserved	To ensure tions	compatibility	with future devices, always write bits to 0. More information in 1.2 Conven-
0	EN	0	RW	Enable External Interface
	Set to enable an e	xternal module,	like LESENS	E, to control the ACMP

26. ADC - Analog to Digital Converter





Quick Facts

What?

The ADC is used to convert analog signals into a digital representation and features low-power, autonomous operation.

Why?

In many applications there is a need to measure analog signals and record them in a digital representation, without exhausting the energy source.

How?

A low power ADC samples up to 32 input channels in a programmable sequence. With the help of PRS and DMA, the ADC can operate without CPU intervention in EM2 Deep Sleep and EM3 Stop, minimizing the number of powered up resources. The ADC can further be duty-cycled to reduce the energy consumption.

26.1 Introduction

The ADC uses a Successive Approximation Register (SAR) architecture, with a resolution of up to 12 bits at up to one million samples per second (1 Msps). The integrated input multiplexer can select from external I/Os and several internal signals.

26.2 Features

- Programmable resolution (6/8/12-bit)
 - 13 conversion clock cycles for a 12-bit conversion
 - Maximum 1 Msps @ 12-bit
 - Maximum 1.6 Msps @ 6-bit
- · Configurable acquisition time
- · Externally controllable conversion start time using PRS in TIMED mode
- · Integrated prescaler for conversion clock generation
 - · Selectable clock division factor from 1 to 128
- · Wide conversion clock range: 32 kHz to 16 MHz
- · Can be run during EM2 Deep Sleep and EM3 Stop, waking up the system upon various enabled interrupts
- Can be run during EM2 Deep Sleep and EM3 Stop with DMA enabled to pull data from the FIFOs without waking up the system
- Supports up to 144 external input channels and several internal inputs
 - Includes temperature sensor and random number generator function
- · Left or right adjusted results
 - · Results in 2's complement representation
 - · Differential results sign extended to 32-bits results
- · Programmable scan sequence
 - · Up to 32 configurable samples in scan sequence
 - · Mask to select which pins are included in the sequence
 - · Triggered by software or PRS input
 - · One shot or repetitive mode
 - · Oversampling available
 - · Four deep FIFO to store conversion data along with channel ID and option to overwrite old data when full
 - · Programmable watermark (DVL) to generate SCAN interrupt
 - · Supports overflow and underflow interrupt generation
 - · Supports window compare function
 - · Conversion tailgating support for predictable periodic scans
- · Programmable single channel conversion
 - · Triggered by software or PRS input
 - · Can be interleaved between two scan sequences
 - · One shot or repetitive mode
 - Oversampling available
 - · Four deep FIFO to store conversion data with option to overwrite old data when full
 - programmable watermark (DVL) to generate SINGLE interrupt
 - · Supports overflow and underflow interrupt generation
 - · Supports window compare function
- · Hardware oversampling support
 - · 1st order accumulate and dump filter
 - From 2 to 4096 oversampling ratio (OSR)
 - · Results in 16-bit representation
 - · Enabled individually for scan sequence and single channel mode
 - · Common OSR select
- Programmable and preset input full scale (peak-to-peak) range (VFS) with selectable reference sources
 - VFS=1.25 V using internal VBGR reference
 - · VFS=2.5 V using internal VBGR reference
 - · VFS=AVDD with AVDD as reference source
 - VFS=5 V with internal VBGR reference
 - · Single ended external reference
 - · Differential external reference
 - VFS=2xAVDD with AVDD as reference source
 - · User-programmable dividers for flexible VFS options from internal, external or supply voltage reference sources

- · Support for offset and gain calibration
- · Interrupt generation and/or DMA request when
 - · Programmable number of converted data available in the single FIFO (also generates DMA request)
 - · Programmable number of converted data available in the scan FIFO (also generates DMA request)
 - · Single FIFO overflow or underflow
 - · Scan FIFO overflow or underflow
 - · Latest Single conversion tripped compare logic
 - · Latest Scan conversion tripped compare logic
 - · Analog over-voltage interrupt
 - Programming Error interrupt due to APORT Bus Request conflict or NEGSEL programming error

26.3 Functional Description

An overview of the ADC is shown in Figure 26.1 ADC Overview on page 846.




Figure 26.1. ADC Overview

26.3.1 Clock Selection

The ADC logic is partitioned into two clock domains: HFPERCLK and ADC_CLK. The HFPERCLK domain contains the register interface logic, APORT request logic and portions of FIFO read logic. The HFPERCLK is the default clock for the ADC peripheral. The rest of the ADC is clocked by the ADC CLK domain. The ADC CLK is chosen by ADCCLKMODE bit in the ADCn CTRL register.

The ADC_CLK is the main clock for the ADC engine. If the ADCCLKMODE is set to SYNC, the ADC_CLK is equal to the HFPERCLK and the ADC operates in synchronous mode. If the ADCCLKMODE is set to ASYNC, the ADC_CLK is ASYNCCLK and the ADC operates in asynchronous mode. This distinction is important to understand as there are additional system restrictions and benefits to running the ADC in asynchronous mode detailed in 26.3.15 ASYNC ADC_CLK Usage Restrictions and Benefits.

Note: Whenever ADC is being used in asynchronous mode, then HFPERCLK must be at least 1.5 times higher than the ADC_CLK.

The ADC has an internal clock prescaler, controlled by PRESC bits in ADCn_CTRL, which can divide the ADC_CLK by any factor between 1 and 128 to generate the conversion clock (adc_clk_sar) for the ADC. This adc_clk_sar is also used to generate acquisition timing. Note that the maximum clock frequency for adc_clk_sar is 16 MHz. The ADC warmup time is determined by ADC_CLK and not by adc_clk_sar.

ASYNCCLK is a clock source from the CMU which is considered asynchronous to HFPERCLK. The CMU_ADCCTRL register can be programmed to request and use ASYNCCLK. It has multiple choices for its source, including AUXHFRCO, HFXO and HFSRCCLK, and can optionally be inverted. If the chosen source for ASYNCCLK is not active at the time of request, the CMU enables the source oscillator upon receiving the request, and shuts down the oscillator when the ADC stops requesting the clock. Consult the CMU chapter for details of how to program the clock sources for the ASYNCCLK and oscillator start-up time details.

Software may choose a clock request generation scheme by programming the ASYNCCLKEN and WARMMODE of the ADCn_CTRL register. If the ASYNCCLKEN is set to ASNEEDED with WARMMODE set to NORMAL, the ADC requests ASYNCCLK only when a conversion trigger is activated. The ASYNCCLK request is withdrawn after the conversion is complete. All other options keep the ASYNCCLK request "ON" until software programs these fields otherwise or changes the ADCCLKMODE to SYNC.

For EM2 Deep Sleep or EM3 Stop operation of the ADC, the ADC_CLK must be configured for AUXHFRCO as this is the only available option during EM2 Deep Sleep or EM3 Stop. The ADC_CLK source should not be changed as the system enters or exits various energy modes, otherwise measurement inaccuracies will result.

26.3.2 Conversions

A conversion consists of two phases: acquisition and approximation. The input is sampled in the acquisition phase before it is converted to digital representation during the approximation phase. The acquisition time can be configured independently for scan sequence and single channel conversions (see 26.3.3 ADC Modes) by setting AT in ADCn_SINGLECTRL/ADCn_SCANCTRL. The acquisition times can be set to 1, 2, 3 or any integer power of 2 from 4 to 256 adc clk sar cycles.

Note: For high impedance sources the acquisition time should be adjusted to allow enough time for the internal sample capacitor to fully charge. The minimum acquisition time for sampling at 1 Msps and typical input loading is 187.5 ns.

The ADC uses one adc clk sar cycle per output bit in the approximation phase plus 1 extra adc clk sar cycle.

Where T_{acq} is the acquisition time set by the AT bit field, N is the resolution (in bits), and OVSRSEL is the oversampling ratio according to the OVSRSEL field in ADCn_CTRL when oversampling is enabled (see 26.3.10.6 Oversampling).

Figure 26.2. ADC Total Conversion Time Per Output




Figure 26.3. ADC Conversion Timing

26.3.3 ADC Modes

The ADC contains two programmable modes: single channel mode and scan mode. Both modes have separate configuration registers and a four-deep FIFO for conversion results. Both modes may be set up to run only once per trigger or to automatically repeat after each operation. The scan mode has priority over the single channel mode. However by default, if scan sequence is running, a triggered single channel conversion will be interleaved between two scan samples.

26.3.3.1 Single Channel Mode

Single channel mode can be used to convert a single channel either once per trigger or repetitively. The configuration of single channel mode is done using the ADCn_SINGLECTRL and ADCn_SINGLECTRLX registers and the result FIFO can be read through the ADCn_SINGLEDATA register. The DVL field of the ADCn_SINGLECTRLX controls the FIFO watermark crossing which sets the SINGLEDV bit in ADCn_STATUS high and is cleared when the data is read and the number of unread data samples falls below the DVL threshold. The user can choose to throw out new samples or overwrite the old samples when the FIFO becomes full by programming the FIFOOFACT field of the ADCn_SINGLECTRLX register. Single channel results can also be read through ADCn_SINGLEDATAP without popping the FIFO, returning its latest element. The DIFF field in ADCn_SINGLECTRL selects whether differential or single ended inputs are used and POSSEL and NEGSEL selects the input signal(s). The CMPEN bit in the ADCn_SINGLECTRL register enables the window compare function, and the latest converted data is compared against values programmed into the ADGT and ADLT fields of the ADCn_CMPTHR register and generates SINGLECMP interrupts if enabled. The window compare function allows for compare triggering both within (if ADGT less than ADLT) or out of (if ADGT greater than ADLT) window.

26.3.3.2 Scan Mode

Scan mode is used to perform conversions across multiple channels, sweeping a set of selected inputs in a sequence. The configuration of scan mode is done in the ADCn_SCANCTRL and ADCn_SCANCTRLX registers. It has similar controls and data read mechanisms to single channel mode. There are two key differences between single channel mode and scan mode: the input sequence is programmed differently, and it has additional information in the result to indicate the channel on which the conversion was acquired. 26.3.7 Input Selection explains how the input sequence is chosen. When the scan sequence is triggered, the ADC samples all inputs that are included in the mask (ADCn_SCANMASK), starting at the lowest pin number. DIFF in ADCn_SCANCTRL selects whether single ended or differential inputs are used. The FIFO data is tagged with SCANINPUTID and can be read along with the scan data using ADCn_SCANDATAX register. The ADCn_SCANDATAXP can be used to read the latest valid entry from the scan FIFO without popping it. There is also a ADCn_SCANDATA register that contains results without the SCANINPUTID appended.

26.3.4 Warm-up Time

After power-on, the ADC requires some time for internal bias currents and references to settle prior to starting a conversion. This time period is called the warm-up time. Warm-up timing is performed by hardware. Software must program the number of ADC_CLK cycles required to count at least 1 μ s in the TIMEBASE field of the ADCn_CTRL register. TIMEBASE only affects the timing of the warm-up sequence and is not dependent on adc_clk_sar. When enabling the ADC or changing references between samples, the ADC is automatically warmed up for 5 μ s (5 times the period indicated by TIMEBASE).

Normally, the ADC will be warmed up only when samples are requested and is shut off when there are no more samples waiting. However, if lower latency is needed, configuring the WARMUPMODE field in ADCn_CTRL allows the ADC and/or reference to stay warm between samples, reducing the warm-up time or eliminating it altogether. Figure 26.4 ADC Analog Power Consumption With Different WARMUPMODE Settings on page 850 shows the effects on analog power consumption in scenarios using different WARMUPMODE settings.

The user can program which reference should be kept warm in the CHCONREFWARMIDLE bitfield in the ADCn_CTRL register. By default the scan mode reference is kept warm. The user can also choose to keep the single channel mode reference warm or to keep the last used reference warm. If the default setting is kept (scan mode reference is to be kept warm) and if the single-mode reference setting is different than scan-mode, then single mode conversions will first warmup its reference for 5 µs before a conversion can begin.

Various warmup modes are described here:

- NORMAL: This is the lowest power option for general-purpose use and low sampling rates (below 35 ksps). The ADC and references are shut off when there are no samples waiting. The ADC does not consume any power when it is shut down. A 5 µs warmup time will be initiated prior to every conversion. Figure a in Figure 26.4 ADC Analog Power Consumption With Different WARMUP-MODE Settings on page 850 shows this mode.
- KEEPINSTANDBY: This mode is suitable for infrequent sampling of lower impedance inputs, and is the lowest power option for sampling rates between about 35 and 125 ksps. It may also be useful for lower sampling rates where latency is important. The reference selected for scan mode is kept warm, but the ADC is powered down. The ADC will initiate a 1 µs warmup period before a conversion begins. Because the reference is kept warm, the ADC will consume a small amount of standby current when it is not converting. Figure b in Figure 26.4 ADC Analog Power Consumption With Different WARMUPMODE Settings on page 850 shows this mode.
- KEEPINSLOWACC: This mode is useful for high-impedance inputs which are sampled infrequently. It is similar to KEEPINSTAND-BY, but continuously tracks the input, keeping the input multiplexer connected to the APORT bus. This mode consumes little more power than KEEPINSTANDBY mode (about 2 µA extra) when a conversion is not in progress. This allows the user to avoid programming long acquisition time that would otherwise be necessary for high-impedance inputs when ADC wakes up to full power mode, thereby reducing the total current consumption per conversion.
- KEEPADCWARM: This mode provides the lowest latency and allows for maximum sampling rates. The ADC and reference circuitry
 remain powered on even when conversions are not in progress. Figure c in Figure 26.4 ADC Analog Power Consumption With Different WARMUPMODE Settings on page 850 shows this mode. This mode consumes the most power, but as soon as a trigger
 event occurs, the acquisition and conversion begin with no warm-up time. Note that if KEEPADCWARM mode is set and HFXO is
 selected as the ADC clock source, the HFXO will remain on in EM2.

When KEEPADCWARM is chosen, ADC is termed as being in continuous operation. When any other warmup mode is chosen, ADC is termed to be in duty-cycled operation.

When entering EM2 Deep Sleep or EM3 Stop, if the ADC is not going to be used, it should be returned to an idle state and WARMUP-MODE in ADCn_CTRL written to 0. Refer to 26.3.17 ADC Programming Model for more information on placing the ADC in an idle state. If the ADC is going to be used in these low energy modes, the user can use any of the WARMUPMODE settings, but should be mindful of the power consumption that comes along with the different mode settings. For EM2 Deep Sleep or EM3 Stop operation, the ADC clock source must be configured to use AUXHFRCO.




Figure 26.4. ADC Analog Power Consumption With Different WARMUPMODE Settings

Note: When using any warm-up mode other than NORMAL, always switch back to the NORMAL mode before switching to another warm-up mode.

26.3.5 Power Supply

The ADC block power (V_{ADC}) is derived from the VDDX_ANA supply rail. VDDX_ANA can be selected from the AVDD or DVDD supply pins using the EMU_PWRCTRL_ANASW bit field.

26.3.6 Input Pin Considerations

For external ADC inputs routed through the APORT, the maximum supported analog input voltage will be limited to the MIN(V_{ADC} , IOVDD) (where V_{ADC} is VDDX_ANA, as described in 26.3.5 Power Supply). Note that pins configured as ADC inputs should disable OVT (by setting the corresponding GPIO_Px_OVTDIS bit) to reduce any potential distortion introduced by the OVT circuitry.

ADC external reference inputs are not routed through the APORT, and the maximum supported analog input voltage for an external reference will also be limited to the MIN(V_{ADC}, IOVDD).

26.3.7 Input Selection

The ADC samples and converts the analog voltage differential at its positive and negative voltage inputs. The input multiplexers of the ADC can connect these inputs to one of several internal nodes (e.g., temperature sensor) or to external signals via analog ports (APORT0, APORT1, APORT2, APORT3 or APORT4).

The analog ports APORT1, APORT2, APORT3, and APORT4 connect to external pins via analog buses (BUSAX, BUSAY, BUSAX, etc.) which are shared among other analog peripherals on the device. APORT1 through APORT4 are each 32 channels wide with connections to two sub-buses: a 16-channel X bus and a 16-channel Y bus. In the ADC module, all X buses connect to the INP_MUX and all Y buses connect to the INN_MUX as shown in Figure 26.5 APORT Connection to the ADC on page 851. Connections to the X and Y sub-buses alternate channels on the APORT. On APORT1 and APORT3, even-numbered channels connect to the X bus, and odd-numbered channels connect to the Y bus. On APORT2 and APORT4, even-numbered channels connect to the X bus and odd-numbered channels connect to the Y bus. The APORT to BUS mappings may vary from device to device, Refer to the APORT Client Map in the device data sheet for exact mappings.

Unlike APORT1 through APORT4, APORT0 is not a shared resource. It consists of a 16-channel X bus and a 16-channel Y bus, each with dedicated I/O pin connections. Note that APORT0 is not available on all device families.




Figure 26.5. APORT Connection to the ADC

For differential measurements, one input must be chosen from an X bus and the other from a Y bus. Choosing both inputs from an X bus or both from a Y bus will generate a PROGERR interrupt (if enabled) of NEGSELCONF type. The PROGERR type can be checked in the ADCn_STATUS register.

The mapping and availability for external I/O connections to ADC0 inputs is shown in device data sheet.

Multiple peripherals may request the same shared system bus (BUSAX, BUSAY, BUSBX, etc.). When this happens, a conflict status is generated and that bus is kept floating. If this happens with the ADC, the PROGERR field in ADCn_STATUS is set to BUSCONF, and an interrupt may be generated (if enabled). When connecting dedicated I/Os through APORT0, all inputs are available to APORT0X and APORT0Y and no bus conflict is possible. Refer to 26.3.7.3 APORT Conflicts for more information on identifying and resolving bus conflicts.

Note: The internal inputs can only be sampled in single channel, single-ended mode. NEGSEL should be fixed to VSS for these conversions

26.3.7.1 Configuring ADC Inputs in Single Channel Mode

In single channel mode, the ADCn_SINGLECTRL register provides the POSSEL and NEGSEL selection for positive and negative channel selection of the ADC. The APORT Client Map provides external pin to internal bus channel mapping enumeration for a particular device. Software can also choose internal nodes for POSSEL.

For single-ended conversions on external (APORT-connected) signals, POSSEL and NEGSEL are fully configurable. However, when performing conversions on internal signals, NEGSEL must be set to VSS. This NEGSEL reconfigurability feature in single-ended mode may not be available in all devices. If compatibility with devices that do not support this feature is desired, NEGSEL should be set to VSS for all single channel single-ended conversions.

Note that in both the POSSEL and NEGSEL fields, it is possible to choose inputs from both X and Y buses, even though X channels are physically connected to the positive mux (INP_MUX) and Y channels are physically connected to the negative mux (INN_MUX). For single-ended operation (DIFF = 0), if the positive input is chosen from a Y channel the ADC performs a negative single ended conversion and automatically inverts the result at the end, producing a positive result. For differential conversions (DIFF = 1), if a Y channel is chosen for the positive input and an X channel is chosen for the negative input, the ADC result will be inverted to produce the correct polarity.

Refer to device-specific data sheet for specific pin connection options. Note that the same I/O pin may appear in multiple locations.

26.3.7.2 Configuring ADC Inputs in Scan Mode

In scan mode, the ADC can sample and convert up to 32 external channels on each conversion trigger. Internal channels are not available in scan mode. The ADC's scanner logic automatically changes the input mux settings between conversions, eliminating the need for firmware intervention.

The ADC scanner logic is controlled by a set of 32 logical channels called SCANINPUTIDs. The 32 SCANINPUTIDs are arranged in four groups of 8 channels each. Each channel group can point to a predefined series of 8 sequential channels on any of the available APORTs. The ADCn_SCANINPUTSEL register is used to configure which group of physical APORT channels each of the SCANINPUTID channel groups map to. For example, selecting APORT1CH16TOCH23 in the INPUT7TO0SEL field selects APORT1CH16 for SCANINPUTID0, APORT1CH17 for SCANINPUTID1, APORT1CH18 for SCANINPUTID2, and so on.

The four SCANINPUTID groups are fully independent and may be selected from any APORT in any combination. It is possible also to repeat the same selection in multiple groups. For example, the user may select APORT2CH0TOCH7 for all four of the SCANINPUTID groups.

In many cases, the user application will not require all 32 channels of the scanner to be converted. Each of the scanner channels may be individually enabled according to the needs of the system. The ADCn_SCANMASK register is used to enable and disable individual SCANINPUTIDs. The bits in the ADCnSCANMASK register correspond one-to-one with the SCANINPUTID channel numbers. During a scan operation, the ADC scanner logic will convert only the enabled SCANINPUTIDs, in order from lowest to highest.

In single-ended mode, all conversions performed by the ADC will be relative to VSS. For any enabled SCANINPUTID, the selected APORT channel will be connected to the ADC with the opposite ADC input terminal connected to VSS. Note that the channel groups selected in ADCn_SCANINPUTSEL point to a block of 8 channels on an APORT, which includes both X and Y channels. Depending on the channels enabled by ADCn_SCANMASK, the ADC may perform conversions on the X or the Y bus associated with that APORT.

Figure 26.6 ADC Single-ended Scan Mode Example on page 853 shows an example of a single-ended scan configuration. In this example, ADCn_SCANINPUTSEL has been configured to place APORT1CH16TO23 in the first, third, and fourth channel groups. APORT4CH8TO15 has been placed in the second channel group. ADCn_SCANMASK selects six of these channels for inclusion in the scan. When an ADC scan is initiated with this configuration, the ADC begins at SCANINPUTID0 and converts each enabled channel in turn. This scan configuration results in a set of six single-ended ADC conversions: PF0, PF3, PA5, PA5, PF7, and PF4.




Figure 26.6. ADC Single-ended Scan Mode Example

In differential mode, the default operation of the ADC scanner is to perform a differential measurement between the selected APORT channel and the next channel on that APORT. For example, if the enabled SCANINPUTID points to APORT1CH6, the ADC will perform a differential conversion between APORT1CH6 and APORT1CH7.

There are two exceptions to this rule, listed in order of precedence:

- 1. When converting SCANINPUTID15, the differential conversion will be performed between the channel selected by SCANINPUTID15 and the channel selected by SCANINPUTID8.
- 2. When APORTnCH31 is the selected input, the differential conversion will be performed between APORTnCH31 and APORTnCH0.

Figure 26.7 ADC Differential Scan Mode Example on page 854 shows an example of a differential scan configuration. In this example, ADCn_SCANINPUTSEL has been configured to place APORT1CH16TO23 in the first, third, and fourth channel groups. APORT4CH8TO15 has been placed in the second channel group. ADCn_SCANMASK selects three channels pairs for inclusion in the scan. When an ADC scan is initiated with this configuration, the ADC begins at SCANINPUTID0 and converts each enabled channel in turn. This scan configuration results in a set of three differential ADC conversions: PF0-PF1, PF2-PF3, and PA4-PA5.

SCANINPUTSEL	,	APORT1CH16TO23						3	APORT1CH16TC							3		ΑP	OR	T40	CHE	зтс	15		APORT1CH16						6TO23		
APORT-Channel (Positive)	1-23	1-22	1-21	1-20	1-19	1-18	1-17	1-16	1-23	1-22	1-21	1-20	1-19	1-18	1-17	1-16	4-15	4-14	4-13	4-12	4-11	4-10	4-9	4-8	1-23	1-22	1-21	1-20	1-19	1-18	1-17	1-16	
APORT-Channel (Negative)	1-24	1-23	1-22	1-21	1-20	1-19	1-18	1-12	1-24	1-23	1-22	1-21	1-20	1-19	1-18	1-12	4-8	4-15	4-14	4-13	4-12	4-11	4-10	4-9	1-24	1-23	1-22	1-21	1-20	1-19	1-18	1-17	
I/O Differential	PF7-none	743-944	PF5-PF6	PF4-PF5	PF3-PF4	PF2-PF3	PF1-PF2	PF0-PF1	PF7-none	PF6-FP7	PF5-PF6	PF4-PF5	PF3-PF4	PF2-PF3	PF1-PF2	PF0-PF1	euou	euou	PA5-none	PA4-PA5	PA3-PA4	PA2-PA3	PA1-PA2	PA0-PA1	PF7-none	2d3-93d	94d- 9 4d	PF4-PF5	PF3-PF4	PF2-PF3	-PF	PF0-PF1	
SCANMASK	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	1	0	1	
SCANINPUTID	31							24	23							16	15							8	7							0	

Figure 26.7. ADC Differential Scan Mode Example

In certain applications it may be desirable to perform differential conversions on several channels against a common voltage. The ADCn_SCANNEGSEL register allows eight of the SCANINPUTIDs to re-map the negative terminal of a differential conversion to a common channel. In the first ADCn_SCANINPUTSEL group, the negative input for SCANINPUT 0, 2, 4, and 6 may be re-mapped to any of the odd-numbered channels in that group (SCANINPUT 1, 3, 5, or 7). Likewise, in the second ADCn_SCANINPUTSEL group, the negative input for SCANINPUT 9, 11, 13, and 15 may be re-mapped to any of the even-numbered channels in that group (SCANINPUT 8, 10, 12, or 14).

Figure 26.8 ADC Differential Scan Mode Re-mapping Negative Input Selections on page 854 shows the effects of the ADCn_SCAN-NEGSEL register on the re-mappable inputs. The left side of the figure shows the default channel mapping, and the right side of the figure shows how ADCn_SCANNEGSEL can be programmed to map the same negative input on up to four channels.




Figure 26.8. ADC Differential Scan Mode Re-mapping Negative Input Selections

26.3.7.3 APORT Conflicts

The ADC shares common analog buses connected to its APORTs (1-4) with other analog peripherals (see device-specific data sheet). As the ADC performs single or scan conversions, it requests the shared buses and sends selections for the control switches to connect the desired I/O pins. If another analog peripheral requests the same shared bus at the same time, there will be a collision and none of the peripherals will be granted control of that bus.

To help debug over-utilization of APORT resources, the ADC hardware provides status information in local registers. The ADCn_APORTREQ register gives the user visibility into which APORT(s) the ADC is requesting given the setting of the input selection registers. ADCn_APORTCONFLICT reports any conflicts that occur. If PROGERR in ADCn_IEN is set, any conflict generates an interrupt. The PROGERR field in the ADCn_STATUS register indicates whether the programming error happened as a result of an APORT bus conflict (BUSCONF) or from a negative-input selection conflict (NEGSELCONF). If the PROGERR interrupt occurred due to a negative selection conflict, then the interrupt can be cleared by software only after correcting the conflict. If a software clear is attempted without correcting the configuration, the interrupt will be cleared for one clock cycle but then it will trigger again as the invalid configuration still persists.

Note: The ADC requests shared bus connections as soon as that bus is selected in the input select registers, even if the ADC is not performing any conversions. This means that by using the APORT request, the ADC will acquire the associated shared analog bus, preventing other peripherals from using it. The bus will be released only when the input select registers are changed.

It is possible for the ADC to passively monitor shared bus signals without controlling the switches and creating bus conflicts. This can be done by setting the ADCn_APORTMASTERDIS register. When ADCn_APORTMASTERDIS is used, channel selection defers to the peripheral acting as the bus master for that shared bus, and no bus conflict will occur. The ADC will connect its input to the shared bus, but the specific channel will be controlled by the peripheral designated as the bus master.

26.3.8 Reference Selection and Input Range Definition

The full scale voltage (VFS) of the ADC is defined as the full input range, from the lowest possible input voltage to the highest. For single-ended conversions, the input range on the selected positive input is from 0 to VFS. For differential conversions, the input to the converter is the difference between the positive and negative input selections. This can range from -VFS/2 to +VFS/2.

VFS for the converter is determined by a combination of the selected voltage reference (VREF) and programmable divider circuits on the ADC input and voltage reference paths. Users have full control over the VREF and divider selections, offering a very flexible and wide selection of VFS values. In most applications however, it is not necessary to adjust VFS beyond a set of common pre-defined choices. For the simplest VFS configuration, refer to 26.3.8.1 Basic Full-Scale Voltage Configuration. If the application requires a VFS configuration not available in the pre-defined choices, 26.3.8.2 Advanced Full-Scale Voltage Configuration covers additional configuration options.

26.3.8.1 Basic Full-Scale Voltage Configuration

Basic configuration of the VFS (full scale voltage) for the converter is done by programming the REF bitfield in ADCn_SINGLECTRL (for single channel mode) or ADCn_SCANCTRL (for scan mode) to any of the pre-defined options. The list of available pre-defined VFS options is:

- VFS = 1.25 V using internal VBGR as the reference source
- VFS = 2.5 V using internal VBGR as the reference source
- VFS = AVDD using AVDD as the reference source (AVDD ≤ 3.6 V)
- VFS = 5 V using internal VBGR as the reference source
- VFS = ADCn EXTP external pin as a single-ended reference source (1.2 V 3.6 V)
- VFS = ADCn EXTP ADCn EXTN external pins as a differential reference source. (1.2 V 3.6 V difference)
- VFS = 2 x AVDD using AVDD as the reference source (AVDD ≤ 3.6 V)

The maximum and minimum input voltage which the ADC can recognize at any external pin is limited to the minimum of the V_{ADC} and IOVDD supply voltages (where V_{ADC} is VDDX_ANA, as described in 26.3.5 Power Supply). If VFS is configured to be larger than the supply range, the full ADC range will not be available. For example, with a 3.3 V supply and VFS configured to 5 V, the input voltage for single-ended conversions will be limited to 0 to 3.3 V, though the effective VFS is still 5 V.

The ADC uses a chip-level bias circuit to provide bias current for its operation. For highest accuracy when using a VBGR-derived internal bandgap reference source, GPBIASACC in ADCn_BIASPROG should be cleared to 0 (HIGHACC). This will allow the ADC to enable high-accuracy mode from the bias circuitry during conversions. When AVDD or an external pin reference option is used, software may set GPBIASACC in ADCn_BIASPROG to 1 (LOWACC) to conserve energy. Note that VDAC and DC-DC usage may also switch the chip-level bias to high- accuracy mode (even if GPBIASACC is set to LOWACC), potentially impacting ADC results. For example, if ADC is doing a conversion with GPBIASACC set to LOWACC and VDAC also starts a conversion using the internal low noise reference, then the chip-level bias circuit will be automatically switched to high-accuracy mode (potentially corrupting results of the on-going ADC conversion). Similarly, DC-DC startup automatically switches the chip-level bias circuit to high-accuracy mode for a short time, i.e., if DC-DC startup happens when ADC is doing a conversion (with GPBIASACC set to LOWACC), ADC results may get corrupted. DC-DC startup automatically switches the bias circuit to high-accuracy mode for 25 µs. It is during this time that ADC conversions with the GPBIASACC set to LOWACC should be avoided.

If the pre-defined VFS options do not suit the particular application, refer to 26.3.8.2 Advanced Full-Scale Voltage Configuration for more advanced VFS options.

26.3.8.2 Advanced Full-Scale Voltage Configuration

For most applications, the pre-defined VFS options described in 26.3.8.1 Basic Full-Scale Voltage Configuration are suitable. Advanced VFS configurations are also possible by programming the REF bitfield in ADCn_SINGLECTRL or ADCn_SCANCTRL to the CONF option. Programming the REF bitfield to CONF allows the user to select the specific VREF source and adjust the programmable input and reference divider options directly.

The general procedure for programming an advanced VFS configuration is as follows:

- 1. Select the voltage reference source using VREFSEL.
- 2. Configure VREFATTFIX and VREFATT so that the reference voltage at the ADC is between 0.7 and 1.05 V.
- 3. Configure VINATT to achieve the desired full-scale voltage.

The VREFSEL field in ADCn_SINGLECTRLX or ADCn_SCANCTRLX selects the voltage reference source. The ADC can choose from the following voltage reference (VREF) sources:

- VBGR: An internal 0.83 V bandgap reference voltage. This is the most precise internal reference source available.
- VDDXWATT: An attenuated version of the AVDD supply voltage. The attenuation factor is determined by the VREFATTFIX and/or VREFATT bit fields.
- VREFPWATT: An external reference source applied to the ADCn_EXTP pin, and attenuated by the attenuation factor (determined by the VREFATTFIX and/or VREFATT bit fields). This is the appropriate choice for external reference inputs greater than 1.05 V.
- VREFP: An external reference source applied to the ADCn_EXTP pin, without any attenuation. This is the appropriate choice for external reference inputs between 0.7 V and 1.05 V.
- VENTROPY: A very low internal reference voltage (approx. 0.1 V). This option is intended to be used only with the ADC inputs tied
 internally to VSS, for generating random noise at the ADC output.
- VREFPNWATT: A differential version of VREFPWATT, with the reference source applied to the ADCn_EXTP and ADCn_EXTN pins and attenuated. This is the appropriate choice where a differential reference of greater than 1.05 V is required.
- VREFPN: A differential version of VREFP, with the reference source applied to the ADCn_EXTP and ADCn_EXTN pins and no attenuation. This is the appropriate choice where a differential reference of between 0.7 V and 1.05 V is required.
- VBGRLOW: An internal 0.78 V bandgap reference voltage.

The ADC reference voltage should be attenuated to a lower voltage when using AVDD or the external reference source. A simple method for a wide range of reference sources is to set VREFATTFIX to 1. The VREF attenuation factor (ATT_{VREF}) can then be selected between 1/3 (when VREFATT is greater than 0), and 1/4 (when VREFATT is equal to 0). For reference sources between 1.2 V and 3.6 V, ATT_{VREF} = 1/3 is the best choice. ATT_{VREF} = 1/4 can be used with references from 1.6 V to 3.8 V, with slight performance degradation.

Finer granularity on ATT_{VREF} is possible as well, by clearing VREFATTFIX to 0, and setting the VREFATT field. For optimal performance with VREFATTFIX = 0, the attenuated ADC reference input should be limited to between 0.7 V and 1.05 V. When VREFATTFIX is cleared to 0, ATT_{VREF} is set according to the equation:

ATT_{VREF} = (VREFATT + 6) / 24 for VREFATT < 13, and (VREFATT - 3) / 12 for VREFATT ≥ 13

Figure 26.9. ATT_{VREF}: VREF Attenuation Factor

The ADC input also includes a programmable attenuator. The VIN attenuator is used to widen the available input range of the ADC beyond the reference source. The VIN attenuation factor (ATT_{VIN}) is determined by the VINATT field according to the equation:

ATT_{VIN} = VINATT / 12 for VINATT ≥ 3 (settings 0, 1, and 2 are not allowable values for VINATT)

Figure 26.10. ATT_{VIN}: VIN Attenuation Factor

VFS can be calculated by the formula given below for any given VREF source, VREF attenuation, and VIN attenuation:

VFS = 2 · VREF · ATT_{VREF} / ATT_{VIN}

VREF is selected in the VREFSEL bitfield, and

ATT_{VREF} is the VREF attenuation factor, determined by VREFATT or VREFATTFIX

ATT_{VIN} is the VIN attenuation factor, determined by VINATT

Figure 26.11. VFS: Full-Scale Input Range

The maximum and minimum input voltage which the ADC can recognize at any external pin is limited to the minimum of the V_{ADC} and IOVDD supply voltages (where V_{ADC} is VDDX_ANA, as described in 26.3.5 Power Supply). If VFS is configured to be larger than the supply range, the full ADC range will not be available. For example, with a 3.3 V supply and VFS configured to 5 V, the input voltage for single-ended conversions will be limited to 0 to 3.3 V, though the effective VFS is still 5 V.

The ADC uses a chip-level bias circuit to provide bias current for its operation. For highest accuracy when using a VBGR-derived internal bandgap reference source, GPBIASACC in ADCn_BIASPROG should be cleared to 0 (HIGHACC). This will allow the ADC to enable high-accuracy mode from the bias circuitry during conversions. When AVDD or an external pin reference option is used, software may set GPBIASACC in ADCn_BIASPROG to 1 (LOWACC) to conserve energy. Note that VDAC and DC-DC usage may also switch the chip-level bias to high- accuracy mode (even if GPBIASACC is set to LOWACC), potentially impacting ADC results. For example, if ADC is doing a conversion with GPBIASACC set to LOWACC and VDAC also starts a conversion using the internal low noise reference, then the chip-level bias circuit will be automatically switched to high-accuracy mode (potentially corrupting results of the on-going ADC conversion). Similarly, DC-DC startup automatically switches the chip-level bias circuit to high-accuracy mode for a short time, i.e., if DC-DC startup happens when ADC is doing a conversion (with GPBIASACC set to LOWACC), ADC results may get corrupted. DC-DC startup automatically switches the bias circuit to high-accuracy mode for 25 µs. It is during this time that ADC conversions with the GPBIASACC set to LOWACC should be avoided.

The combination of VREF, ATT_{VREF} and ATT_{VIN} can produce a wide range of full-scale voltage options for the converter. Table 26.1 Advanced VFS Configuration: VREF = AVDD on page 858 shows some example VFS configurations using AVDD as a reference source.

Table 26.1. Advanced VFS Configuration: VREF = AVDD

AVDD Voltage	VREF Attenuation Set- tings	Reference Voltage at ADC	VIN Attenuation Set- tings	VFS
1.85 V	VREFATTFIX = 0	0.925 V	VINATT = 12	1.85 V
	VREFATT = 6		ATT _{VIN} = 1	(+/-0.925 V differential)
	ATT _{VREF} = 1/2			
3.0 V	VREFATTFIX = 0	1.0 V	VINATT = 8	3.0 V
	VREFATT = 2		ATT _{VIN} = 2/3	(+/-1.5 V differential)
	ATT _{VREF} = 1/3			
3.0 V	VREFATTFIX = 0	1.0 V	VINATT = 4	6.0 V
	VREFATT = 2		ATT _{VIN} = 1/3	(+/-3.0 V differential)
	ATT _{VREF} = 1/3			
3.6 V	VREFATTFIX = 1	0.9 V	VINATT = 6	3.6 V
	VREFATT = 0		ATT _{VIN} = 1/2	(+/-1.8 V differential)
	ATT _{VREF} = 1/4			

26.3.9 Programming of Bias Current

The ADC uses a chip-level bias generator to provide bias current for its operation. The ADC's internal bias can be scaled by ADCBIA-SPROG field of the ADCn_BIASPROG register. At lower conversion speeds, the ADCBIASPROG can be used to lower active power. Some commonly used settings are given in the ADCBIASPROG register description. For proper operation, the ADC conversion speed must be scaled accordingly. The scale factor is calculated as:

Bias scale factor = (1- ADCBIASPROG[2:0]/8) / (1+3·ADCBIASPROG[3])

Figure 26.12. Bias Scale Factor

The bias programming register also includes the VFAULTCLR bit field. If VREFOF interrupt is enabled and it is triggered, then the user needs to set this bit in the ISR before clearing the interrupt flag. This bit then needs to be reset after the interrupt flag is cleared in order to enable the VREFOV flag to trigger on the next VREFOV condition.

The bias current settings should only be changed while the ADC is disabled (i.e. in NORMAL warm-up mode and no conversion in progress).

26.3.10 Feature Set

The following sections explain different ADC features.

26.3.10.1 Conversion Tailgating

Scan conversions have priority over single channel conversions. This means that if scan and single triggers are received simultaneously, or even if the scan is received later when ADC is being warmed up for performing a single conversion, the scan conversion will have priority and will be done before the single conversion. However, a scan trigger will not interrupt in the middle of a single conversion, i.e., if the single conversion is in the acquisition or approximation phase, then the scan will have to wait for the single conversion to complete. If a scan sequence is triggered by a timer on a periodic basis, single channel conversion that started just before a scan trigger can delay the start of the scan sequence, thus causing jitter in sample rate. To solve this, conversion tailgating can be chosen by setting TAILGATE in ADCn_CTRL. When this bit is set, any triggered single channels will wait for the next scan sequence to finish before activating (see Figure 26.13 ADC Conversion Tailgating on page 859). The single channel will then follow immediately after the scan sequence. In this way, the scan sequence will always start immediately when triggered, provided that the period between the scan triggers is big enough to allow the single sample conversion that was triggered to finish before the next scan trigger arrives. Note that if tailgating is set and a single channel conversion is triggered, it will indefinitely wait for a scan conversion before starting the single channel conversion.




Figure 26.13. ADC Conversion Tailgating

26.3.10.2 Repetitive Mode

Both single channel and scan mode can be run as a one shot conversion or in repetitive mode. The REP bitfield in ADCn_SIN-GLECTRL/ADCn_SCANCTRL registers can be used to activate the repetitive mode for single and scan respectively. In order to achieve the maximum sampling rate of 1 Msps, repetitive mode should be used.

It is also possible to have a programmable delay between these repetitive conversions. The REPDELAY bitfield in the ADCn SIN-GLECTRLX and ADCn SCANCTRLX registers can be used to set the delay between two repeated conversions in single channel and scan mode respectively. For single channel mode when a single conversion in repetitive mode ends, the user programmed REPDELAY is inserted and then the next single conversion is re triggered after the delay period is over. For scan mode the REPDELAY is inserted after the entire scan sequence ends. Once the delay period is over, scan mode is internally re-triggered. Note that when the ADC is in SYNC mode and REPDELAY is set to generate a delay, it takes an additional 5 HFPERCLK cycles after the trigger before the next conversion begins. If REPDELAY is set to NODELAY, the next conversion begins immediately, without any delay or additional HFPERCLKs. The 26.3.10.1 Conversion Tailgating explains how the single channel and scan mode conversions can push each other out of phase. Conversion tailgating can be chosen in repetitive mode as well in order to ensure that the scan sequence will always start immediately when triggered, provided the scan REPDELAY chosen is big enough for the single conversion to finish. The status flags SINGLEACT and SCANACT stay high throughout the repeat mode, i.e., even during the delay period. The flags show that the conversions are either active or pending. Whether the ADC turns off or stays warmed up between these repeated conversions depends on the WARMUPMODE chosen in the ADCn CTRL register. When using single channel mode with repeat mode and REPDELAY enabled, then once the ADC has started operation (i.e., singleact status flag has gone high) then no new single conversion triggers (software START/ PRS triggers) should be sent to the ADC until the ADC has stopped converting (i.e., singleact status flag has gone low). The same applies to scan sequence conversions.

26.3.10.3 Conversion Trigger

The conversion modes can be activated by writing a 1 to the SINGLESTART or SCANSTART bit in the ADCn_CMD register. The conversions can be stopped by writing a 1 to the SINGLESTOP or SCANSTOP bit in the ADCn_CMD register. A START command will have priority over a STOP command. When the ADC is stopped in the middle of a conversion, the result buffer is cleared (the FIFO contents for any prior conversions are still intact). Every time a STOP command is issued, the user should wait for the corresponding status flag (SINGLEACT/SCANACT) to go low and then either read all the data in the FIFO or send the corresponding FIFOCLEAR command. The SINGLEACT and SCANACT bits in ADCn_STATUS are set high when the modes are actively converting or have pending conversions.

It is also possible to trigger conversions from PRS signals. The PRS is treated as an asynchronous trigger. Setting PRSEN in ADCn_SINGLECTRL/ADCn_SCANCTRL enables triggering from PRS input. Which PRS channel to listen to is defined by PRSSEL in ADCn_SINGLECTRLX/ADCn_SCANCTRLX. When PRS trigger is selected, it is still possible to trigger a conversion from software. Refer to the PRS chapter for more information on how to set up the PRS channels. When the conversions are triggered using the ADCn_CMD register, then the SINGLEACT and SCANACT bits in the ADCn_STATUS are set as soon as the START command is written to the register. When the conversion is triggered using PRS, it takes some cycles from the time PRS trigger is received until the SINGLEACT and SCANACT bits are set due to the synchronization requirement. If SINGLEACT is already high then sending a new START command or a new PRS trigger for a single conversion will not have any impact as ADC already has a single conversion ongoing or a single conversion pending (single conversion can be pending if ADC is busy running a scan sequence). The same rules apply for SCANACT and SCAN START and PRS triggers. When software issues a SINGLE/SCAN STOP command, it must wait until SINGLEACT/ SCANACT flag goes low before issuing a new START.

The PRS may trigger the ADC in two possible ways, configured by PRSMODE in ADCn_SINGLECTRLX/ADCn_SCANCTRLX. In PULSED mode, a PRS pulse triggers the ADC to start the ADC_CLK (if not already enabled), warm up (if not already warm), start the acquisition period, and perform the conversion. This is identical to issuing a START command from software. In this mode, the input sampling finishes at the end of the acquisition period (AT).

If the ADC_CLK and the source of the trigger (START command or PRS pulse) are not synchronous, the frequency of the input sampling (FS), will experience a $1_{1/2}$ to $2_{1/2}$ ADC_CLK cycle jitter due to synchronization requirements.

To precisely control the sample frequency, the PRSMODE can be set to TIMED mode. In this mode, a long PRS pulse is expected to trigger the ADC and its negative edge directly finishes input sampling and starts the approximation phase, giving precise sampling frequency management. The restriction is that the PRS pulse has to be long enough to start the ADC_CLK (if not already enabled), and finish the acquisition period based on the AT field in ADCn_SINGLECTRL/ADCn_SCANCTRL. The PRS pulse needs to be high when AT event finishes. If it is not high when AT finishes, then it is ignored and input sampling finishes after AT event has ended (a two cycle latency is added to the conversion in this scenario). In this case, the ADC sets the PRSTIMEDERR interrupt flag.

If the PRS pulse is too long (e.g., FS = 32kHz), the analog ADC start can be delayed to save power. The CONVSTARTDELAY along with its EN in the ADCn_SINGLECTRLX or ADCn_SCANCTRLx can be programmed to implement a 0 to 8 microseconds delay. The microsecond tick is counted by TIMEBASE with ADC_CLK similar to warmup case. This saves power as the ADC is not enabled until the last possible microsecond before the fall edge of the PRS arrives to open the sampling switch and to start the approximation phase. Figure 26.14 ADC PRS Timed Mode with ASNEEDED ADC_CLK Request on page 861) shows PRS Timed mode triggering with CONVSTARTDELAY and ASNEEDED ADC_CLK request. See that power is saved by both delaying the ADC EN and by requesting the ADC_CLK only during ADC operation. This is especially useful in saving power when running the ADC in EM2 Deep Sleep or EM3 Stop power mode with low sampling frequency.




Figure 26.14. ADC PRS Timed Mode with ASNEEDED ADC_CLK Request

When a PRS pulse is received, if the ADC_CLK is not running (ASNEEDED mode), then the ADC requests the clock by setting clkreq_adc_async high. If the chosen clock source (HFXO/ HFSRCCLK/ AUXHFRCO) is already running, then it takes 5 ADC_CLK cycles after the clock request is asserted for the ADC_CLK to start. HFXO and HFSRCCLK (if chosen as ADC clock source) need to be already running before ADC sends out the clock request. If AUXHFRCO is chosen as the ADC clock source, and it is not already

running, then the CMU automatically turns it on when the ADC sends a clock request. In such a case, it takes (7 ADC_CLK cycles + the oscillator startup time) for the ADC_CLK to start. The oscillator startup time can be found in the device data sheet.

When triggering repeat mode using PRS and then stopping the triggered mode using STOP command, ensure that the PRS pulse used to generate the repeat mode has gone low by the time the STOP command is issued. If the PRS pulse continues to stay high after ADC has stopped the ongoing conversion, then it will be picked as a new trigger to start a new conversion.

Note:

- The conversion settings should not be changed while the ADC is running. Doing so may lead to unpredictable behavior.
- The adc_clk_sar phase is always reset by a conversion trigger as long as a conversion is not in progress. This gives predictable latency from the time of the trigger to the time the conversion starts, regardless of when in the trigger occurs.
- Software and LESENSE should not trigger conversions if PRS Timed mode is selected and PRSEN is set to 1 in the ADCn_SIN-GLECTRL/ADCn_SCANCTRL register.
- If the PRS Timed mode is being used, the acquisition time (AT) must be set greater than 0.

Scan conversions can be triggered using LESENSE as well. LESENSE only triggers one input conversion at a time (not the whole sequence of 32 possible inputs). The input to be converted using LESENSE must be configured by the user in the ADCn_SCANINPUT-SEL register before triggering the conversion, i.e., one of the 32 inputs chosen in the ADCn_SCANINPUTSEL register must be the one that is to be converted using LESENSE. The ADCn_SCANMASK is not used for LESENSE triggered conversions. Instead, the user can select which input should be converted through LESENSE inside the LESENSE settings (LESENSE_CHX). The results of LESENSE triggered conversions are not loaded in the FIFO/ DATA registers but are instead available in the LESENSE register. Similarly, the SCAN interrupt flag is not set on completion of a LESENSE triggered conversion (because that flag is set only when the data is written to the Scan FIFO). When there is a LESENSE triggered conversion going on or pending, the SCANACT status flag is set. The SCAN-PEND interrupt flag is set when a software/PRS triggered scan goes pending because a LESENSE triggered scan is running (software/PRS triggered scan will start after the currently running LESENSE scan conversion completes). Similarly, SCANEXTPEND interrupt flag is set when the LESENSE triggered scan conversion goes pending because a software/PRS triggered scan is running. LESENSE triggered conversions can be stopped at any time using the SCANSTOP command in the ADCn_CMD register. Note that the LESENSE triggered conversion cannot trigger the Scan repeat mode.

The DBGHALT bit-field in the ADCn_CTRL register can be used to choose the ADC behavior in debug mode. If this bit is set to 1, then in debug mode ADC completes the current conversions and then halts. This means that all conversion triggers that were received before the debug halt occurred will be serviced before the ADC halts. All conversion triggers received after the ADC was halted, will be serviced when the debug mode is not halted any more. If the repetitive mode is running (in repetitive mode ADC keeps doing conversions until the user sends a software STOP) and a debug mode halt occurs, then the ADC will gracefully complete the current on-going conversion and then halt. The repetitive mode conversions will restart as soon as the debug mode is not halted any more.

26.3.10.4 Output Results

ADC output results are presented in 2's complement form and the format for single ended and differential conversions are given in Table 26.2 ADC Single Ended Conversion on page 863 and Table 26.3 ADC Differential Conversion on page 863, respectively. If differential mode is selected, the results are sign extended up to 32-bits (shown in Table 26.5 ADC Results Representation on page 864).

Table 26.2. ADC Single Ended Conversion

Input Voltage	Output Results											
input voltage	Binary	Hex value										
4095/4096 · VFS	111111111111	FFF										
0.5 · VFS	10000000000	800										
1/4096 · VFS	00000000001	001										
0	00000000000	000										

Table 26.3. ADC Differential Conversion

Innut	Output	Results
Input	Binary	Hex value
2047/4096 · VFS	011111111111	7FF
0.25 · VFS	01000000000	400
1/4096 · VFS	00000000001	001
0	00000000000	000
-1/4096 · VFS	111111111111	FFF
-0.25 · VFS	11000000000	C00
-0.5 · VFS	10000000000	800

26.3.10.5 Resolution

The ADC performs 12-bit conversions by default. However, if full 12-bit resolution is not needed, it is possible to speed up the conversion by selecting a lower resolution (6 or 8 bits). For more information on the accuracy of the ADC, the reader is referred to the electrical characteristics section for the device.

26.3.10.6 Oversampling

To achieve higher accuracy, hardware oversampling can be enabled individually for each mode (Set RES in ADCn_SINGLECTRL/ADCn_SCANCTRL to 0x3). The oversampling rate (OVSRSEL in ADCn_CTRL) can be set to any integer power of 2 from 2 to 4096 and the configuration is shared between the scan and single channel mode (OVSRSEL field in ADCn_CTRL).

With oversampling, each input is sampled at 12-bits of resolution a number of times (given by OVSRSEL), and the results are filtered by a first order accumulate and dump filter to form the end result. The data presented in the ADCn_SINGLEDATA and ADCn_SCANDATA registers are the direct contents of the accumulation register (sum of samples). However, if the oversampling ratio is set higher than 16x, the accumulated results are shifted to fit the MSB in bit 15 as shown in Table 26.4 Oversampling Result Shifting and Resolution on page 864.

Table 26.4. Oversampling Result Shifting and Resolution

Oversampling setting	# right shifts	Result Resolution # bits
2x	0	13
4x	0	14
8x	0	15
16x	0	16
32x	1	16
64x	2	16
128x	3	16
256x	4	16
512x	5	16
1024x	6	16
2048x	7	16
4096x	8	16

26.3.10.7 Adjustment

By default, all results are right adjusted, with the LSB of the result in bit position 0 (zero). In differential mode the signed bit is extended up to bit 31, but in single ended mode the bits above the result are read as 0. By setting ADJ in ADCn_SINGLECTRL/ADCn_SCANCTRL, the results are left adjusted as shown in Table 26.5 ADC Results Representation on page 864. When left adjusted, the MSB is always placed on bit 15 and sign extended to bit 31. All bits below the conversion result are read as 0 (zero).

Table 26.5. ADC Results Representation

Adjustment	Resolution								Bits									
		31 16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	12	11 11	11	11	11	11	11	10	9	8	7	6	5	4	3	2	1	0
Right	8	7 7	7	7	7	7	7	7	7	7	7	6	5	4	3	2	1	0
Right	6	5 5	5	5	5	5	5	5	5	5	5	5	5	4	3	2	1	0
	OVS	15 15	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	12	11 11	11	10	9	8	7	6	5	4	3	2	1	0	-	-	-	-
Left	8	7 7	7	6	5	4	3	2	1	0	-	-	-	-	-	-	-	-
Leit	6	5 5	5	4	3	2	1	0	-	-	-	-	-	-	-	-	-	-
	ovs	15 15	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

26.3.10.8 Channel Connection

The inputs are connected to the analog ADC at the beginning of the acquisition phase and are disconnected at the end of the acquisition phase. The time when the APORT switches are closed (for the next input to be converted) can be controlled by the CHCONMODE bitfield in the ADCn_CTRL register. By default, this field is set to the MAXSETTLE option. For MAXSETTLE, APORT switches are closed on the next input as soon as the acquisition phase for the current conversion is complete. This means that the APORT switches are closed approximately 12 adc_clk_sar cycles (assuming 12 bit resolution) before the acquisition phase of the current conversion starts, giving APORT switches maximum time to settle. The time for which APORT switches should be closed before the acquisition phase starts, should be the same for all inputs in order to get consistent results. This means that if the ADC is warmed up with CHCON-REFWARMIDLE set to 0 (scan reference warmed up and the APORT switches for the first scan channel closed) and a single trigger comes in, the single conversion will have to wait 12 adc_clk_sar cycles before it can start (even if single is using the same reference as scan). In this case, it might be more suitable to switch to the MAXRESP option in the CHCONMODE bitfield. In MAXRESP, the APORT switches for the upcoming conversion are closed just before the acquisition phase starts. This gives less settling time to the APORT switches but removes the extra waiting time before a conversion can start (which could be the case with MAXSETTLE as discussed above).

26.3.10.9 Temperature Measurement

The ADC includes an internal temperature sensor. This sensor is measured during production test and the temperature readout from the ADC at production temperature, ADC0CAL3_TEMPREAD1V25, is given in the Device Information (DI) page. The production temperature, CAL_TEMP, is also given in this page. The temperature sensor slope, V_TS_SLOPE (mV/degree Celsius), for the sensor is found in the data sheet for the device. Using the 1.25 V VFS option and 12-bit resolution, the temperature can be calculated according to the following formula (VFS in the formula is 1250 mV):

T_{CELSIUS} = CAL_TEMP - (ADC0CAL3_TEMPREAD1V25 - ADC_result) · VFS / (4096· V_TS_SLOPE)

Figure 26.15. ADC Temperature Measurement

When reading the temperature sensor, the GPBIASACC bit in ADCn_BIASPROG should be set to 1 to keep the bias in LOWACC mode. Note that VDAC and DC-DC usage while ADC converts (with ADCn_BIASPROG set to 1) may corrupt ADC results. See section 26.3.8 Reference Selection and Input Range Definition for details.

Note:

- The minimum acquisition time for the temperature reference is found in the electrical characteristics for the device. If using the 1.25 V reference, extra acquisition time is required. In this case the AT field of ADCn_SINGLECTRL or ADCn_SCANCTRL should be set to a value of 9 or higher.
- · If the device has more than one ADC, all ADCs may not be equipped with the temperature sensor. See the device data sheet.

26.3.10.10 ADC as a Random Number Generator

The ADC can be used as a random number generator. This is done by:

- 1. Choose the REF in the ADCn_SINGLECTRL as CONF, setting the VREFSEL in the ADCn_SINGLECTRLX as VENTROPY and VINATT in the same register to its maximum value of 15.
- 2. Set DIFF to 1 and RES to 0 in the ADCn_SINGLECTRL register.
- 3. Trigger a single channel conversion and then read ADCn SINGLEDATA register when the conversion finishes.

The LSB[2:0] of each sample will be a random number. In this mode, the POSSEL or NEGSEL in ADCn_SINGLECTRL can be connected to VSS or any other noisy input.

26.3.11 Interrupts, PRS Output

The single and scan modes have separate SINGLE and SCAN interrupt flags indicating whether corresponding FIFO contains DVL # of valid conversion data. Corresponding interrupt enable bit has to be set in ADCn_IEN in order to generate interrupts. For these interrupts, there is no software clear mechanism by writing to ADCn_IFC. The user needs to read enough data from the interrupted FIFO to ensure it contains less than DVL # of elements. The ADCn_SINGLEFIFOCOUNT/ADCn_SCANFIFOCOUNT can provide number of valid elements remaining in corresponding FIFO. The FIFO can also be cleared by ADCn_SINGLEFIFOCLEAR/ADCn_SCANFIFOCLEAR, but any existing data will be lost by this operation.

In addition to the SINGLE and SCAN interrupt flags, there is separate scan and single channel result overflow interrupt flag which signals that a result from a scan or single channel FIFO has been overwritten before being read. There is also separate scan and single channel result underflow interrupt flag which signals that a FIFO read was issued when the FIFO was empty.

There is separate scan and single compare interrupt flag which signals a compare match with latest sample if the CMPEN in ADCn_SINGLECTRL/ADCn_SCANCTRL is enabled.

ADC has two separate PRS outputs, one for single channel and one for scan sequence. A finished conversion results in a one ADC_CLK cycle pulse, which is output to the Peripheral Reflex System (PRS). Note that the PRS pulse for scan is generated once after every channel conversion in the scan sequence.

26.3.12 DMA Request

The ADC has two DMA request lines, SINGLEREQ and SCANREQ, which are set when a single or scan FIFO receives DVL# of samples. The requests are cleared when the corresponding single or scan result register is read and corresponding FIFO count reaches lower than DVL. It also has two additional DMA Single request lines, SINGLESREQ and SCANSREQ, that are set when the corresponding FIFO is not empty.

26.3.13 Calibration

The ADC supports offset and gain calibration to correct errors due to process and temperature variations. This must be done individually for each reference used. For each reference, it needs to be repeated for single-ended, negative single-ended (see 26.3.7 Input Selection for details) and differential measurement. The ADC calibration (ADCn_CAL) register contains register fields for calibrating offset and gain for both single and scan mode. The gain and offset calibration are done in single channel mode, but the resulting calibration values can be used for both single and scan mode.

Gain and offset for various references and modes are calibrated during production and the calibration values for these can be found in the Device Information page. During reset, the gain and offset calibration registers are loaded with the production calibration values for the 1V25 reference. Others can be loaded as needed or the user can perform calibration on the fly using the particular reference and mode to be used and write the result in the ADCn CAL before starting the ADC conversion with them.

26.3.13.1 Offset Calibration

Offset calibration must be performed prior to gain calibration. Follow these steps for the offset calibration in single mode:

- 1. Select the desired full scale configuration by setting the REF bit field of the ADCn SINGLECTRL register.
- 2. Set the AT bit field of the ADCn SINGLECTRL register to 16CYCLES.
- 3. Set the POSSEL and NEGSEL of the ADCn_SINGLECTRL register to VSS, and set the DIFF to 1 for enabling differential input if calibrating for DIFF measurement. During calibration, the ADC samples represent the code coming out of the analog. Thus, since the input voltage is 0, the expected ADC output is 0b100000000000 in differential mode, 0b000000000000 in single-ended mode and 0b11111111111 in negative single-ended mode.
- 4. A binary search is used to find the offset calibration value. Set the CALEN to 1, and OFFSETINVMODE to 1 (if calibrating for negative single-ended conversion) in the ADCn_CAL register. If user is performing negative single-ended calibration, the SINGLEOFFSETINV provides the offset else SINGLEOFFSET bit provides the offset (for both single-ended and differential offset calibration). Start with 0b0000 (or 0b1111 if doing calibration for differential mode) in SINGLEOFFSET or with 0b1000 in SINGLEOFFSETINV (if calibrating for negative single-ended conversion). Set the SINGLESTART bit in the ADCn_CMD register to perform a 12-bit conversion and read the ADCn_SINGLEDATA register. The offset is (ADCn_SINGLEDATA expected ADC output). Calculate this and write [3:0] of the result into SINGLEOFFSET or SCANOFFSETINV (if doing negative single-ended conversion). The user repeats till ADCn_SINGLEDATA matches expected ADC output. The ADC has a 8LSB built in negative offset to allow for negative offset correction. So, with default offset value, which corrects for the negative offset, the converted ADCn_SINGLEDATA would match expected ADC output if there were no offset. To get better noise immunity, the sampling phase can be repeated with Oversampling enabled. The result of the binary search is written to the SINGLEOFFSET (or SINGLEOFFSETINV) field of the ADCn_CAL register.

26.3.13.2 Gain Calibration

Offset calibration must be performed prior to gain calibration. The Gain Calibration is done in the following manner:

- 1. Select an external ADC channel for single channel conversion (a differential channel can also be used).
- Apply an external voltage on the selected ADC input channel. This voltage should correspond to the top of the ADC input range for the selected reference.
- 3. Set SINGLEGAIN[6:0] to 64 in the ADCn_CAL and measure gain, repeat gain calibration walking the 1 in SINGLEGAIN[6] to SINGLEGAIN[0] till sampled ADCn_SINGLEDATA matches expected value. This is done by setting CALEN in ADCn_CAL set to 1 and performing single channel, reading in the raw ADC code from the ADCn_SINGLEDATA and comparing it with expected code, i.e. 0b111111111111 for single-ended or differential conversion, and 0b000000000000 for negative single-ended conversion. The target value is ideally the top of the ADC input range, but it is recommended to use a value a couple of LSBs below in order to avoid overshooting. The result of the binary search is written to the SINGLEGAIN field of the ADCn_CAL register.

For the VDD reference and external reference, there is no hardware gain calibration. Calibration can be done by software after taking a sample.

26.3.14 EM2 Deep Sleep or EM3 Stop Operation

The ADC can operate in EM2 Deep Sleep or EM3 Stop mode. For EM2 Deep Sleep or EM3 Stop operation the ADC_CLK must be selected as AUXHFRCO. The section 26.3.1 Clock Selection describes how to choose AUXHFRCO as the ADC_CLK. The AUXHFRCO can be kept on for as long as sample conversion is needed or it can be requested by trigger event and after the conversion is done, the AUXHFRCO can be shut down. The second option saves power at the expense of the delay to start the AUXHFRCO oscillator. All the trigger modes are available in EM2 Deep Sleep or EM3 Stop as well.

While in EM2 Deep Sleep or EM3 Stop, the ADC can wake the system to EM0 Active on enabled interrupts. Following interrupts can wake up the system to EM0 Active:

- SINGLE or SCAN interrupt indicating that the corresponding FIFO has reached the DVL watermark.
- Overflow interrupt (SINGLEOF or SCANOF)
- Underflow interrupt (SINGLEUF or SCANUF), triggered if DMA pops more data than present in the FIFO while the system is asleep
- · Compare interrupt (SINGLECMP or SCANCMP)
- Over voltage interrupt (VREFOV)

The ADC can also work with the DMA so that the system does not have to wake up to consume data. This can happen if the SCAN or SINGLE interrupt is disabled and the SINGLEDMAWU or SCANDMAWU in the ADCn_CTRL is set. The DMA will be triggered by the ADC when DVL samples become available in the corresponding FIFO. The DMA will then pop all the elements of the corresponding FIFO and put the system back into the low power state. A system-level wake up will occur upon the DMA done interrupt. Note that other enabled ADC interrupts can still wake up the system when operating with the DMA. For example, the user can configure the window compare function to trip when the result reaches a certain threshold while gathering ADC data in EM2 Deep Sleep or EM3 Stop.

The ADC works with the EMU to wake up the system or the DMA. It takes 2 µs from the time the ADC request a wakeup to start of the peripheral clocks. In this ASYNC mode of ADC_CLK, it takes 6 HFPERCLK cycles to read a single entry from the single or scan FIFO. So, with a 20MHz HFPERCLK, it takes about 4 µs per DMA wakeup to empty a full FIFO (4 entries). This restricts the sampling rate in EM2 Deep Sleep or EM3 Stop in order to avoid FIFO overflows.

The AUXHFRCO power can be reduced by reducing the clock speed, and the user may adjust the ADCBIASPROG field in the ADCn_BIASPROG register to reduce active power of the ADC during the conversions, thus reducing power even more in EM2 Deep Sleep/EM3 Stop. Refer to the data sheet for relevant power consumption numbers.

If the ADC is not to be used in EM2 Deep Sleep or EM3 Stop, then the user should ensure that the ADC is not busy before going to the low power mode. 26.3.17 ADC Programming Model explains how to ensure the ADC is not busy. If the chip enters EM2 Deep Sleep or EM3 Stop when ADC is busy without using AUXHFRCO, then the ADC clock will stop but the ADC will stay on, resulting in higher supply current. If this occurs, the EM23ERR interrupt flag will be set. Software will see this interrupt flag only when the chip wakes up.

26.3.15 ASYNC ADC_CLK Usage Restrictions and Benefits

When the ADC_CLK is chosen to come from ASYNCCLK, (ADCCLKMODE is set to ASYNC), the ADC_CLK and the ADC peripheral clock are considered asynchronous and this adds some restrictions:

- Due to a synchronization delay, accessing the following registers takes extra time (up to additional 7 HFPERCLK cycles):
 ADCn_SINGLEDATA, ADCn_SCANDATA, ADCn_SINGLEDATAP, ADCn_SCANDATAP, ADCn_SCANDATAX, ADCn_SCANDATAXP, ADCn_SINGLEFIFOCOUNT, ADCn_SINGLEFIFOCLEAR, ADCn_SCANFIFOCLEAR.
- The safe time to change the ADCn_SINGLECTRL, ADCn_SINGLECTRLX, ADCn_SCANCTRL, ADCn_SCANCTRLX, ADCn_SCANCTRLX, ADCn_SCANNEGSEL or ADCn_SCANMASK register is when SINGLEACT/SCANACT in the ADCn_STATUS is 0 with no pending trigger event. The user can enforce this by writing the SINGLESTOP or SCANSTOP in the ADCn_CMD register and ensuring no trigger event can come before modifying the registers.
- When the ADC needs to run in EM2 Deep Sleep or EM3 Stop, only AUXHFRCO can provide the ADC_CLK to the ADC. Thus the
 user needs to set ASYNC mode of ADCCLKMODE and setup the CMU to provide the AUXHFRCO clock as ASYNCCLK.
- If the ADC needs to run on a particular adc_clk_sar frequency to achieve a sample rate and the HFPERCLK is not a proper multiple
 for such clock frequency, a higher frequency system clock, HFRCO, can be chosen to be ADC_CLK using ASYNC mode. This allows HFPERCLK to be set to an optimum value from a system view point.
- ASYNC mode can also help with digital noise mitigation as this clock is asynchronous (not balanced) with the system clock. Moreover, the user can use the invert option to invert the source of ASYNCCLK helping in noise mitigation further.
- Whenever ADC is being used in asynchronous mode, then HFPERCLK must be at least 1.5 times higher than the ADC_CLK.
- With ASNEEDED setting for ASYNCCLK request, the ADC_CLK power can be reduced.

26.3.16 Window Compare Function

The ADC supports a window compare function on both the latest single and scan outputs. The compare thresholds, ADGT and ADLT, are defined in the ADCn_CMPTHR register. These are 16-bit values and their format must match the type of conversion (single-ended or differential) the user is trying to compare with. For example, a 12-bit differential conversion is sign extended to 16 bits while a 12-bit single-ended conversion result would get zero padded to 16-bit result before comparing with ADGT and ADLT. If over-sampling is enabled, the conversion result could grow to 16-bits. There is a single set of ADLT and ADGT threshold for both single and scan compare. The user can however enable single or scan compare logic individually by enabling CMPEN in ADCn_SINGLECTRL or ADCn_SCANCTRL register.

The user can perform comparison both within or outside of the window defined by the ADGT and ADLT. If the ADLT is greater than ADGT, the ADC compares if the current sample is within the window. Otherwise, the ADC compares if the current sample is outside of the window.

26.3.17 ADC Programming Model

The ADC configuration registers are considered static and can only be updated when (1) ADC is in SYNC mode and (2) ADC is idle. ADC is considered busy when it is doing conversions (either the SINGLEACT or SCANACT status flag is high) or when it is warmed up (one of the following status flags is high: WARM, SINGLEREFWARM, SCANREFWARM). The following registers are considered ADC configuration registers: CMU_ADCCTRL, ADCn_CTRL, ADCn_SINGLECTRL, ADCn_SINGLECTRLX, ADCn_SCANCTRL, ADCn_SCANCTRL, ADCn_SCANCTRLX, ADCn_SCANINPUTSEL, ADCn_SCANNEGSEL, ADCn_IEN, ADCn_BIASPROG, ADCn_SCANMASK, ADCn_CAL and ADCn_CMPTHR.

From reset, the ADC is in SYNC mode by default. The user can program the configuration registers as needed. If PRS is to be used, PRSEN in ADCn_SINGLECTRL/ADCn_SCANCTRL should be set after all other configuration is complete. Once configuration is complete, the ADC is ready to receive triggers. The user must ensure that no LESENSE triggers come in during the time the ADC configuration registers are being updated.

After the ADC has been used to perform conversions, the user must ensure that the ADC is idle before updating the configuration registers. The first step is to ensure that no new triggers (PRS, LESENSE) are being issued. It can take a few cycles from when a trigger is received to when SINGELACT/SCANACT flags go high due to synchronization requirement. If it is unclear when the triggers were issued and if those are under synchronization or not, the user should add a small delay before checking the status flags. If the SINGLE-ACT/SCANACT status flags are high, the corresponding STOP command should be issued and the user should wait until the SINGLE-ACT/SCANACT flags go low. If the ADC was warmed up, then the WARMUPMODE should be changed to NORMAL and then the user should wait on WARM, SINGLEREFWARM and SCANREFWARM flags until those go low. Now the ADC is idle.

If both LESENSE scan and PRS/software scan conversions are taking place, then since there are two scans occurring, the SCAN STOP command needs to be issued twice. The user can check the SCANPENDING status flag. If the flag is set then the user needs to send out 2 SCAN STOP commands. After sending out the first SCAN STOP, the user needs to wait until the SCANPENDING flag goes low. Then the second SCAN STOP command should be issued and the user should wait on the SCANACT status flag to go low.

Note:

When switching ADCCLKMODE in the ADCn_CTRL register, use the appropriate sequence below:

- · SYNC to ASYNC:
 - 1. Disable ADC interrupts
 - 2. Clear the FIFOs
 - 3. Switch the ADCCLKMODE

If the ADC is to be used in ASYNC clock mode with WARMUPMODE set to KEEPADCWARM, then both ADCCLKMODE and WARMUPMODE fields in the ADCn_CTRL register should be set to the desired values in the same register write. This will ensure that the ADC power-on sequence is valid.

- ASYNC TO SYNC:
 - 1. Disable ADC interrupts
 - 2. Switch the ADCCLKMODE
 - 3. Clear the FIFOs

The FIFOs are cleared by writing 1 to the ADCn_SCANFIFOCLEAR and ADCn_SINGLEFIFOCLEAR registers.

When switching from ASYNC to SYNC, ensure that the ASYNC clock is turned off before doing the switch.

26.4 Register Map

The offset register address is relative to the registers base address.

Offset	Name	Туре	Description
0x000	ADCn_CTRL	RW	Control Register
0x008	ADCn_CMD	W1	Command Register
0x00C	ADCn_STATUS	R	Status Register
0x010	ADCn_SINGLECTRL	RW	Single Channel Control Register
0x014	ADCn_SINGLECTRLX	RW	Single Channel Control Register Continued
0x018	ADCn_SCANCTRL	RW	Scan Control Register
0x01C	ADCn_SCANCTRLX	RW	Scan Control Register Continued
0x020	ADCn_SCANMASK	RW	Scan Sequence Input Mask Register
0x024	ADCn_SCANINPUTSEL	RW	Input Selection Register for Scan Mode
0x028	ADCn_SCANNEGSEL	RW	Negative Input Select Register for Scan
0x02C	ADCn_CMPTHR	RW	Compare Threshold Register
0x030	ADCn_BIASPROG	RW	Bias Programming Register for Various Analog Blocks Used in ADC Operation
0x034	ADCn_CAL	RW	Calibration Register
0x038	ADCn_IF	R	Interrupt Flag Register
0x03C	ADCn_IFS	W1	Interrupt Flag Set Register
0x040	ADCn_IFC	(R)W1	Interrupt Flag Clear Register
0x044	ADCn_IEN	RW	Interrupt Enable Register
0x048	ADCn_SINGLEDATA	R(a)	Single Conversion Result Data
0x04C	ADCn_SCANDATA	R(a)	Scan Conversion Result Data
0x050	ADCn_SINGLEDATAP	R	Single Conversion Result Data Peek Register
0x054	ADCn_SCANDATAP	R	Scan Sequence Result Data Peek Register
0x068	ADCn_SCANDATAX	R(a)	Scan Sequence Result Data + Data Source Register
0x06C	ADCn_SCANDATAXP	R	Scan Sequence Result Data + Data Source Peek Register
0x07C	ADCn_APORTREQ	R	APORT Request Status Register
0x080	ADCn_APORTCONFLICT	R	APORT Conflict Status Register
0x084	ADCn_SINGLEFIFOCOUNT	R	Single FIFO Count Register
0x088	ADCn_SCANFIFOCOUNT	R	Scan FIFO Count Register
0x08C	ADCn_SINGLEFIFOCLEAR	W1	Single FIFO Clear Register
0x090	ADCn_SCANFIFOCLEAR	W1	Scan FIFO Clear Register
0x094	ADCn_APORTMASTERDIS	RW	APORT Bus Master Disable Register

26.5 Register Description

26.5.1 ADCn_CTRL - Control Register

Offset														В	it Po	siti	on													
0x000	33	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	=	19	6	∞	7	9	5	4	က	2	- 0
Reset	0x0	0	0		0	0x0						0x1F								0x00				0	0		0	0	0	0×0
Access	RW	₽	₩ M		i	≷						ΑW								ΑW				Z.	RW		RW	₩ M	RW	RW
Name	CHCONREFWARMIDLE	CHCONMODE	DBGHALT			OVSKSEL						TIMEBASE								PRESC				ADCCLKMODE	ASYNCCLKEN		TAILGATE	SCANDMAWU	SINGLEDMAWU	WARMUPMODE

Bit	Name	Reset	Access	Description
31:30	CHCONREFWARMI- DLE	0x0	RW	Channel Connect and Reference Warm Sel When ADC is IDLE
	Channel connect and	reference warm	preferenc	е
	Value	Mode		Description
	0	PREFSCAN		Keep scan reference warm and APORT switches for first scan channel closed if WARMUPMODE is not NORMAL
	1	PREFSINGLE		Keep single reference warm and keep APORT switches for single channel closed if WARMUPMODE is not NORMAL
	2	KEEPPREV		Keep last used reference warm and keep APORT switches for corresponding channel closed if WARMUPMODE is not NORMAL
29	CHCONMODE	0	RW	Channel Connect
	Selects Channel Conr	nect Mode		
	Value	Mode		Description
	0	MAXSETTLE		Connect APORT switches for the next input as soon as possible. This optimizes settling time.
	1	MAXRESP		Connect APORT switches for the next input at the end of the conversion.
28	DBGHALT	0	RW	Debug Mode Halt Enable
	Selects ADC behavior	during debug n	node.	
	Value			Description
	0			Continue operation as normal during debug mode.
	1			Complete the current conversion and then halt during debug mode.
	OVSRSEL	0x0	RW	Oversample Rate Select

Bit	Name	Reset	Access	Description
	Value	Mode		Description
	0	X2		2 samples for each conversion result
	1	X4		4 samples for each conversion result
	2	X8		8 samples for each conversion result
	3	X16		16 samples for each conversion result
	4	X32		32 samples for each conversion result
	5	X64		64 samples for each conversion result
	6	X128		128 samples for each conversion result
	7	X256		256 samples for each conversion result
	8	X512		512 samples for each conversion result
	9	X1024		1024 samples for each conversion result
	10	X2048		2048 samples for each conversion result
	11	X4096		4096 samples for each conversion result
23	Reserved	To ensure co	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven
22:16	TIMEBASE Sets the time base	0x1F used for the ADC	RW warm up s	1us Time Base equence based on ADC_CLK_The TIMEBASE field should be set equal to
22:16	Sets the time base produce timing of 1	used for the ADC		equence based on ADC_CLK. The TIMEBASE field should be set equal to
22:16	Sets the time base produce timing of 1 Value	used for the ADC		equence based on ADC_CLK. The TIMEBASE field should be set equal t Description
22:16	Sets the time base produce timing of 1	used for the ADC		equence based on ADC_CLK. The TIMEBASE field should be set equal to
	Sets the time base produce timing of 1 Value	used for the ADC us or greater.	warm up s	equence based on ADC_CLK. The TIMEBASE field should be set equal to Description ADC STANDBY/SLOWACC mode warm-up is set to 1 x (TIMEBASE + 1) ADC_CLK cycles and NORMAL mode warm-up is set to 5 x
15	Sets the time base produce timing of 1 Value TIMEBASE	used for the ADC us or greater. To ensure co	warm up s	equence based on ADC_CLK. The TIMEBASE field should be set equal to Description ADC STANDBY/SLOWACC mode warm-up is set to 1 x (TIMEBASE + 1) ADC_CLK cycles and NORMAL mode warm-up is set to 5 x (TIMEBASE + 1) ADC_CLK cycles.
15	Sets the time base produce timing of 1 Value TIMEBASE Reserved PRESC	used for the ADC us or greater. To ensure cotions 0x00	mpatibility v	Description ADC STANDBY/SLOWACC mode warm-up is set to 1 x (TIMEBASE + 1) ADC_CLK cycles and NORMAL mode warm-up is set to 5 x (TIMEBASE + 1) ADC_CLK cycles. With future devices, always write bits to 0. More information in 1.2 Conventions.
15	Sets the time base produce timing of 1 Value TIMEBASE Reserved PRESC	used for the ADC us or greater. To ensure cotions 0x00	mpatibility v	Description ADC STANDBY/SLOWACC mode warm-up is set to 1 x (TIMEBASE + 1) ADC_CLK cycles and NORMAL mode warm-up is set to 5 x (TIMEBASE + 1) ADC_CLK cycles. With future devices, always write bits to 0. More information in 1.2 Conventional Conversion Clock
15	Sets the time base produce timing of 1 Value TIMEBASE Reserved PRESC Sets the prescale fa	used for the ADC us or greater. To ensure cotions 0x00	mpatibility v	Description ADC STANDBY/SLOWACC mode warm-up is set to 1 x (TIMEBASE + 1) ADC_CLK cycles and NORMAL mode warm-up is set to 5 x (TIMEBASE + 1) ADC_CLK cycles. With future devices, always write bits to 0. More information in 1.2 Convenience of the conversion clock (adc_sar_clk) from ADC_CLK.
15 14:8	Sets the time base produce timing of 1 Value TIMEBASE Reserved PRESC Sets the prescale favorable value	used for the ADC us or greater. To ensure cotions 0x00	mpatibility v	Description ADC STANDBY/SLOWACC mode warm-up is set to 1 x (TIMEBASE + 1) ADC_CLK cycles and NORMAL mode warm-up is set to 5 x (TIMEBASE + 1) ADC_CLK cycles. With future devices, always write bits to 0. More information in 1.2 Convention of the conversion clock (adc_sar_clk) from ADC_CLK. Description Clock prescale factor. ADC_CLK is divided by (PRESC+1) to produce
15 14:8	Sets the time base produce timing of 1 Value TIMEBASE Reserved PRESC Sets the prescale factoric description of the pr	To ensure cotions 0x00 actor to generate	mpatibility warm up s	Description ADC STANDBY/SLOWACC mode warm-up is set to 1 x (TIMEBASE + 1) ADC_CLK cycles and NORMAL mode warm-up is set to 5 x (TIMEBASE + 1) ADC_CLK cycles. With future devices, always write bits to 0. More information in 1.2 Convention of the conversion clock (adc_sar_clk) from ADC_CLK. Description Clock prescale factor. ADC_CLK is divided by (PRESC+1) to produce adc_clk_sar.
15 14:8	Sets the time base produce timing of 1 Value TIMEBASE Reserved PRESC Sets the prescale factoric description of the pr	To ensure cotions 0x00 actor to generate	mpatibility warm up s	Description ADC STANDBY/SLOWACC mode warm-up is set to 1 x (TIMEBASE + 1) ADC_CLK cycles and NORMAL mode warm-up is set to 5 x (TIMEBASE + 1) ADC_CLK cycles. With future devices, always write bits to 0. More information in 1.2 Convention of the conversion clock (adc_sar_clk) from ADC_CLK. Description Clock prescale factor. ADC_CLK is divided by (PRESC+1) to produce adc_clk_sar. ADC Clock Mode
22:16 15 14:8	Sets the time base produce timing of 1 Value TIMEBASE Reserved PRESC Sets the prescale favolue PRESC ADCCLKMODE Selects ADC_CLK	To ensure cotions 0x00 actor to generate 0 source as synchro	mpatibility warm up s	Description ADC STANDBY/SLOWACC mode warm-up is set to 1 x (TIMEBASE + 1) ADC_CLK cycles and NORMAL mode warm-up is set to 5 x (TIMEBASE + 1) ADC_CLK cycles. With future devices, always write bits to 0. More information in 1.2 Convention of the conversion clock (adc_sar_clk) from ADC_CLK. Description Clock prescale factor. ADC_CLK is divided by (PRESC+1) to produce adc_clk_sar. ADC Clock Mode Synchronous - with respect to the Peripheral Clock (HFPERCLK).

D:1		D		B 1.0
Bit	Name	Reset	Access	Description Application Applic
6	ASYNCCLKEN	0	RW	Selects ASYNC CLK Enable Mode When ADCCLKMODE=1
	Write a 1 to keep AS	YNC CLK always	s enabled.	
	Value	Mode		Description
	0	ASNEEDED		ASYNC CLK is enabled only during ADC Conversion.
	1	ALWAYSON		ASYNC CLK is always enabled.
5	Reserved	To ensure cor	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
4	TAILGATE	0	RW	Conversion Tailgating
	Enable/disable conve	ersion tailgating.	Single cha	nnel conversions wait for a scan sequence to finish before starting.
	Value			Description
	0			Scan sequence has priority, but can be delayed by ongoing single channels.
	1			Scan sequence has priority and single channels will only start immediately after completion of a scan sequence.
3	SCANDMAWU	0	RW	SCANFIFO DMA Wakeup
	Selects whether to w	akeup the DMA	controller v	when in EM2 and DVL is reached in SCANFIFO
	Value			Description
	0			While in EM2, the DMA controller will not get requests about DVL reached in SCANFIFO
	1			DMA is available in EM2 for processing SCANFIFO DVL request
2	SINGLEDMAWU	0	RW	SINGLEFIFO DMA Wakeup
	Selects whether to w	akeup the DMA	controller v	when in EM2 and DVL is reached in SINGLEFIFO
	Value			Description
	0			While in EM2, the DMA controller will not get requests about Data Valid Level (DVL) reached in SINGLEFIFO
	1			DMA is available in EM2 for processing SINGLEFIFO DVL request
1:0	WARMUPMODE	0x0	RW	Warm-up Mode
	Select Warm-up Mod	le for ADC		
	Value	Mode		Description
	0	NORMAL		ADC is shut down after each conversion. 5us warmup time is used before each conversion.
	1	KEEPINSTAN	IDBY	ADC is kept in standby mode between conversions. 1us warmup time is used before each conversion.
	2	KEEPINSLOV	WACC	ADC is kept in slow acquisition mode between conversions. 1us warm-up time is used before each conversion.
	3	KEEPADCWA	ARM	ADC is kept on after conversions, allowing for continuous conversion.

26.5.2 ADCn_CMD - Command Register

Offset															Ві	it Po	siti	on														
0x008	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	5	4	က	7	_	0
Reset					'						•	•		<u>'</u>		'											'		0	0	0	0
Access																													W	W	W1	W1
Name																													SCANSTOP	SCANSTART	SINGLESTOP	SINGLESTART

Bit	Name	Reset	Access	Description
31:4	Reserved	To ensure co	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
3	SCANSTOP	0	W1	Scan Sequence Stop
	Write a 1 to stop sca	an sequence.		
2	SCANSTART	0	W1	Scan Sequence Start
	Write a 1 to start sca	an sequence.		
1	SINGLESTOP	0	W1	Single Channel Conversion Stop
	Write a 1 to stop sin	gle channel conv	ersions.	
0	SINGLESTART	0	W1	Single Channel Conversion Start
	Write to 1 to start co	nverting in single	e channel m	node.

26.5.3 ADCn_STATUS - Status Register

Offset					Bi	it Po	sitio	on														
0x00C	33 28 29 27 26 26 27	25 24 23 23	20 27 22	6 8	17	16	15	4	13	12	7	10	6	∞	_	9	2	4	က	7	_	0
Reset	0 0 0 0 0	(4 (4 (4 (.4 (4 (4	14 14					_		\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\				-		4/	7	(,)			
					0	0				0			0	0						0	0	0
Access					2	2				22	Ω.	_	<u>~</u>	2						~	2	~
Name					SCANDV	SINGLEDV				WARM	PROGERR		SCANREFWARM	SINGLEREFWARM						SCANPENDING	SCANACT	SINGLEACT
Bit	Name	Reset	Acces	s Des	crip	tion																
31:18	Reserved	To ensure co	ompatibility	y with fu	ture	dev	vices,	, alv	vays	s wr	ite bi	its to	0.	Мог	re in	form	natio	n in	1.2	Coi	ıveı	7-
17	SCANDV	0	R	Sca	n Da	ata \	Valid															
	SCANCTRLX_DVL#	of scan conve	rsion data	results	are	avai	ilable	in :	Sca	n Fl	FO.											
16	SINGLEDV	0	R	Sing	gle C	Cha	nnel	Dat	a V	alid												
	SINGLECTRLX_DVL	# of single cha	annel conv	ersion r	esul	lts a	re a	/aila	ble	in S	Single	e FII	FO.									
15:13	Reserved	To ensure co	ompatibility	y with fu	ture	dev	vices,	, alv	vays	s wr	ite bi	its to	0.	Мог	re in	form	natio	n in	1.2	Coi	ıvei	7-
12	WARM	0	R	ADO	C Wa	arm	ed U	p														
	ADC is warmed up.																					
11:10	PROGERR	0x0	R	Pro	gran	nmi	ng E	rro	r Sta	atus	8											
	Programming Error St	tatus																				_
	Mode	Value		Des	cript	ion																_
	BUSCONF	x1		APC	PRT	repo	orted	a E	BUS	Со	nflict											
	NEGSELCONF	1x					RL's urs v															
9	SCANREFWARM	0	R	Sca	n Re	efer	ence	Wa	arm	ed l	Jp											
	Reference selected for	r scan mode i	s warmed	up.																		
8	SINGLEREFWARM	0	R	Sing	gle C	Cha	nnel	Ref	fere	nce	Wa	rme	d U	р								
	Reference selected for	r single chann	el mode is	s warme	d up).																
7:3	Reserved	To ensure co	ompatibility	y with fu	ture	dev	vices,	, alv	vays	s wr	ite bi	its to	0.	Мог	re in	form	natio	n in	1.2	Coi	nvei	7-
2	SCANPENDING	0	R	Sca	n Co	onv	ersic	n P	enc	ding	J											
	Indicates that either a PENDIF and SCANE									oftw	are t	rigg	ere	d sc	an h	nas (gone	e pe	ndin	ıg. S	CA	N-
1	SCANACT	0	R	Sca	n Co	onv	ersic	n A	ctiv	/e												
	Scan sequence is acti	ive or has pen	ding conve	ersions.																		

Bit	Name	Reset	Access	Description
0	SINGLEACT	0 R		Single Channel Conversion Active
	Single channel conve	rsion is active o	r has pendi	ng conversions.

26.5.4 ADCn_SINGLECTRL - Single Channel Control Register

Offset																	Bi	t Po	siti	on_															
						(0			.	~	-	T			_			I	1		~					П					Τ	T	T		T
0x010	31	30	59	78	27	26	25	1 (7.7	23	22	2	1 5		19	18	17	16	15	4	4	5 5		= =	2	ກ	∞	7	9	2	4	. ს	7	_	•
Reset	0		0				0 0 0							OXFF	- 5								0xFF						0×0			0x0	0	0	(
Access	R		RW				8							\ N	:								Z N						ZW W			R	RW	RW W	:
Name	CMPEN		PRSEN			!	AT							NEGSEL]])) !								POSSEL						REF			RES	ADJ	DIFF	Ĺ
Bit	Na	ame					R	les	et			A	CCE	ess	;	Des	crip	tior																	
31	CI	MPE	N				0					R	W			Con	npa	re L	ogic	: En	ab	le f	or S	ing	le C	ha	nn	el							
	Er	nable	dis/	able	e Co	ompa	are	Lo	gic																										
	Va	llue														Des	cript	ion																	
	0															Disa	ble	Cor	npar	e Lo	ogi	c.													
	1															Ena	ble (Com	pare	e Lo	gi	C.													
30	Re	eserv	/ed					o e		ire d	cor	npa	tibi	lity	wi	th fu	ture	dev	vices	, alv	wa	ys v	rite	bits	to	0. 1	Моі	re in	forn	natio	on i	in 1.2	? Co	nve	n-
29	PF	RSE	V				0					R	W			Sing	gle (Cha	nnel	PR	RS	Trig	ger	Ena	able	9									
	Er	nable	d/di	sab	le F	PRS	triç	ge	r of	sin	gle	ch	ann	el.																					
	Va	lue														Des	cript	ion																	_
	0															Sing	le c	han	nel i	s no	ot t	rigg	ered	by	PR	S ii	าри	ıt.							_
	1															Sing	le c	han	nel i	s triç	gg	erec	by	PRS	3 in	put	se	lecte	ed b	уΡ	RS	SEL.			
28	Re	eserv	/ed					o e		ire (cor	npa	tibi	lity	wi	th fu	ture	dev	vices	, alv	wa	ys u	rite	bits	to	0. 1	Моі	re in	forn	natio	on i	in 1.2	2 Co	nve	n-
27:24	A٦	-					0	x0				R	W			Sing	gle (Cha	nnel	Ac	qu	iisiti	on '	Tim	е										
	Se	elect	the	acq	uisi	tion	tim	e f	or s	ing	e d	cha	nne	l.																					
	Va	lue					N	1od	е							Des	cript	tion																	_
	0						1	CY	CL	E						1 co	nve	rsio	n clo	ck c	сус	le a	cqui	sitic	n ti	ime	fo	r sin	gle	cha	nne	el			_

Value	Mode	Description
0	1CYCLE	1 conversion clock cycle acquisition time for single channel
1	2CYCLES	2 conversion clock cycles acquisition time for single channel
2	3CYCLES	3 conversion clock cycles acquisition time for single channel
3	4CYCLES	4 conversion clock cycles acquisition time for single channel
4	8CYCLES	8 conversion clock cycles acquisition time for single channel
5	16CYCLES	16 conversion clock cycles acquisition time for single channel
6	32CYCLES	32 conversion clock cycles acquisition time for single channel
7	64CYCLES	64 conversion clock cycles acquisition time for single channel
8	128CYCLES	128 conversion clock cycles acquisition time for single channel
9	256CYCLES	256 conversion clock cycles acquisition time for single channel

Bit	Name	Reset	Access	Description
23:16	NEGSEL	0xFF	RW	Single Channel Negative Input Selection

Selects the negative input to the ADC for Single Channel Differential mode (in case of singled ended mode, the negative input is grounded). The user can choose any of the 32 channels of any of the 5 BUSes but must ensure that POSSEL and NEGSEL are chosen from different resources (X or Y) BUS. In case of an invalid configuration, the ADC will perform a single-ended sampling and issue a BUSCONFLICT IRQ.

POSSEL	0xFF	RW	Single Channel Positive Input Selection
VSS	255		VSS
TESTN	245		Reserved for future expansion
APORT4XCH31	159		Select APORT4XCH31
APORT4XCH1	129		Select APORT4XCH1
APORT4YCH0	128		Select APORT4YCH0
APORT3YCH31	127		Select APORT3YCH31
APORT3YCH1	97		Select APORT3YCH1
APORT3XCH0	96		Select APORT3XCH0
APORT2XCH31	95		Select APORT2XCH31
APORT2XCH1	65		Select APORT2XCH1
APORT2YCH0	64		Select APORT2YCH0
APORT1YCH31	63		Select APORT1YCH31
APORT1YCH1	33		Select APORT1YCH1
APORT1XCH0	32		Select APORT1XCH0
APORT0YCH15	31		Select APORT0YCH15
APORT0YCH1	17		Select APORT0YCH1
APORT0YCH0	16		Select APORT0YCH0
APORT0XCH15	15		Select APORT0XCH15
APORT0XCH1	1		Select APORT0XCH1
APORT0XCH0	0		Select APORT0XCH0
Mode	Value		Description

Selects the positive input to the ADC for single channel operation. Software can choose any of the 32 channels of any BUS as positive input. In DIFF mode POSSEL and NEGSEL need to be chosen from different resources (X or Y). If an X BUS is connected to POSSEL, only a Y BUS can connect to NEGSEL, and vice-versa. The user can also select some internal nodes as positive input for single-ended sampling. These internal nodes cannot be sampled differentially.

Mode	Value	Description
APORT0XCH0	0	Select APORT0XCH0
APORT0XCH1	1	Select APORT0XCH1

15:8

Nai	me	Reset Ac	cess	Description
AP	ORT0XCH15	15		Select APORT0XCH15
AP	ORT0YCH0	16		Select APORT0YCH0
AP	ORT0YCH1	17		Select APORT0YCH1
AP	ORT0YCH15	31		Select APORT0YCH15
AP	ORT1XCH0	32		Select APORT1XCH0
AP	ORT1YCH1	33		Select APORT1YCH1
AP	ORT1YCH31	63		Select APORT1YCH31
AP	ORT2YCH0	64		Select APORT2YCH0
AP	ORT2XCH1	65		Select APORT2XCH1
AP	ORT2XCH31	95		Select APORT2XCH31
AP	ORT3XCH0	96		Select APORT3XCH0
AP	ORT3YCH1	97		Select APORT3YCH1
AP	ORT3YCH31	127		Select APORT3YCH31
AP	ORT4YCH0	128		Select APORT4YCH0
AP	ORT4XCH1	129		Select APORT4XCH1
AP	ORT4XCH31	159		Select APORT4XCH31
AVI	DD	224		Select AVDD
BU	VDD	225		Select BUVDD
DV	DD	226		Select DVDD
PA	VDD	227		Reserved for future use
DE	COUPLE	228		Select DECOUPLE
IO\	/DD	229		Select IOVDD
IO\	/DD1	230		Select IOVDD1. Not Applicable if no IOVDD1 is available.
VS	Р	231		Reserved for future expansion
OP	A2	242		OPA2 output. Not Applicable if no OPA is available.
TEI	MP	243		Temperature sensor
DA	C0OUT0	244		DAC0 output 0. Not Applicable if no DAC is available.
R5	VOUT	245		$5\mbox{V}$ sub-system ADC mux output. Not Applicable if no $5\mbox{V}$ sub-system available.
SP	1	246		Reserved for future expansion
SP	2	247		Reserved for future expansion
DA	C0OUT1	248		DAC0 output 1. Not Applicable if no DAC is available.

Bit	Name	Reset	Access	Description
	SUBLSB	249		SUBLSB measurement enabled.
	OPA3	250		OPA3 output. Not Applicable if no OPA is available.
	VSS	255		VSS
7:5	REF	0x0	RW	Single Channel Reference Selection
	Select reference to	ADC single chann	el mode.	
	Value	Mode		Description
	0	1V25		VFS = 1.25V with internal VBGR reference
	1	2V5		VFS = 2.5V with internal VBGR reference
	2	VDD		VFS = AVDD with AVDD as reference source
	3	5V		VFS = 5V with internal VBGR reference
	4	EXTSINGLE		Single ended external reference
	5	2XEXTDIFF		Differential external reference, 2x
	6	2XVDD		VFS = 2xAVDD with AVDD as the reference source
	7	CONF		Use SINGLECTRLX to configure reference
4:3	RES	0x0	RW	Single Channel Resolution Select
	Select single chann	el conversion resc	olution.	
	Value	Mode		Description
	0	12BIT		12-bit resolution.
	1	8BIT		8-bit resolution.
	2	6BIT		6-bit resolution.
	3	OVS		Oversampling enabled. Oversampling rate is set in OVSRSEL.
2	ADJ	0	RW	Single Channel Result Adjustment
	Select single chann	el result adjustme	nt.	
	Value	Mode		Description
	0	RIGHT		Results are right adjusted.
	1	LEFT		Results are left adjusted.
1	DIFF	0	RW	Single Channel Differential Mode
	Select single ended	l or differential inpu	ut.	
	Value			Description
	0			Single ended input.
	1			Differential input.
0	REP	0	RW	Single Channel Repetitive Mode
	Enable/disable repe	etitive single chanr	nel convers	sions.
	Value			Description

Bit	Name	Reset	Access	Description
	0			ADC will perform one conversion per trigger in single channel mode.
	1			ADC will repeat conversions in single channel mode continuously until SINGLESTOP is written.

26.5.5 ADCn_SINGLECTRLX - Single Channel Control Register Continued

Offset					Bi	t Po	sitic	on					
0x014	30 33	28	25 24 23 23 23	21	20 19 19 17	16	15	14	13	10 8	7 6 4	က	0 7 0
Reset	0x0	0	00×0		0×0	0		0	0x0	0x0	0x0	0	0×0
Access	RW	Z X	RW		RW	Z.		RW	A W	RW	RW	Z.	RW
Name	REPDELAY	CONVSTARTDELAYEN	CONVSTARTDELAY		PRSSEL	PRSMODE		FIFOOFACT	DVL	VINATT	VREFATT	VREFATTFIX	VREFSEL

	REPL	CON		PRSS FIFO DVL VREF VRE
Bit	Name	Reset	Access	Description
31:29	REPDELAY	0x0	RW	REPDELAY Select for SINGLE REP Mode
	Delay value between	two repeated co	nversions.	
	Value	Mode		Description
	0	NODELAY		No delay
	1	4CYCLES		4 conversion clock cycles
	2	8CYCLES		8 conversion clock cycles
	3	16CYCLES		16 conversion clock cycles
	4	32CYCLES		32 conversion clock cycles
	5	64CYCLES		64 conversion clock cycles
	6	128CYCLES		128 conversion clock cycles
	7	256CYCLES		256 conversion clock cycles
28	Reserved	To ensure com	patibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
27	CONVSTARTDELAY- EN	0	RW	Enable Delaying Next Conversion Start
	Delay value for next c	onversion start e	event.	
	Value			Description
	0			CONVSTARTDELAY is disabled.
	1			CONVSTARTDELAY is enabled.
26:22	CONVSTARTDELAY	0x00	RW	Delay Value for Next Conversion Start If CONVSTARTDELAYEN is Set
	Delay value for next c	onversion start e	event in 1u	s ticks (based on TIMEBASE).
	Value	Description		
	value	•		

Bit	Name	Reset	Access	Description
21	Reserved	To ensure contions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
20:17	PRSSEL	0x0	RW	Single Channel PRS Trigger Select
	Select PRS trigger for	r single channel.		
	Value	Mode		Description
	0	PRSCH0		PRS ch 0 triggers single channel
	1	PRSCH1		PRS ch 1 triggers single channel
	2	PRSCH2		PRS ch 2 triggers single channel
	3	PRSCH3		PRS ch 3 triggers single channel
	4	PRSCH4		PRS ch 4 triggers single channel
	5	PRSCH5		PRS ch 5 triggers single channel
	6	PRSCH6		PRS ch 6 triggers single channel
	7	PRSCH7		PRS ch 7 triggers single channel
	8	PRSCH8		PRS ch 8 triggers single channel
	9	PRSCH9		PRS ch 9 triggers single channel
	10	PRSCH10		PRS ch 10 triggers single channel
	11	PRSCH11		PRS ch 11 triggers single channel
16	PRSMODE	0	RW	Single Channel PRS Trigger Mode
	PRS trigger mode of	single channel.		
	Value	Mode		Description
	0	PULSED		Single channel trigger is considered a regular asynchronous pulse that starts ADC warm-up, then acquisition/conversion sequence. The ADC_CLK controls the warmup-time.
	1	TIMED		Single channel trigger should be a pulse long enough to provide the required warm-up time for the selected ADC warmup mode. The negative edge requests sample acquisition. DELAY can be used to delay the warm-up request if the pulse is too long.
15	Reserved	To ensure contions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
14	FIFOOFACT	0	RW	Single Channel FIFO Overflow Action
	Select how FIFO beh	aves when full		
	Value	Mode		Description
	0	DISCARD		FIFO stops accepting new data if full, triggers SINGLEOF IRQ.
	1	OVERWRITE		FIFO overwrites old data when full, triggers SINGLEOF IRQ.
13:12	DVL	0x0	RW	Single Channel DV Level Select
	Select single channel and their results are a			IRQ is set when (DVL+1) number of single channels have been converted

Bit	Name	Reset A	Access	Description
11:8	VINATT	0x0 F	₹W	Code for VIN Attenuation Factor
	Used to set the VII	N attenuation factor.		
7:4	VREFATT	0x0 F	₹W	Code for VREF Attenuation Factor When VREFSEL is 1, 2 or 5
	Used to set VREF	attenuation factor.		
3	VREFATTFIX	0 F	₹W	Enable Fixed Scaling on VREF
	Enables fixed scal	ing on VREF		
	Value			Description
	0			VREFATT setting is used to scale VREF when VREFSEL is 1, 2 or 5.
	1			A fixed VREF attenuation is used to cover a large reference source range. When VREFATT = 0, the scaling factor is 1/4. For non-zero values of VREFATT, the scaling factor is 1/3.
2:0	VREFSEL	0x0 F	RW	Single Channel Reference Selection
	Select reference V	REF to ADC single cl	hannel m	node.
	Value	Mode		Description
	0	VBGR		Internal 0.83V Bandgap reference
	1	VDDXWATT		Scaled AVDD: AVDD*(the VREF attenuation factor)
	2	VREFPWATT		Scaled singled ended external Vref: ADCn_EXTP*(the VREF attenuation factor)
	3	VREFP		Raw single ended external Vref: ADCn_EXTP
	4	VENTROPY		Special mode used to generate ENTROPY.
	5	VREFPNWATT		Scaled differential external Vref from : (ADCn_EXTP-ADCn_EXTN)*(the VREF attenuation factor)
	6	VREFPN		Raw differential external Vref from : (ADCn_EXTP-ADCn_EXTN)

26.5.6 ADCn_SCANCTRL - Scan Control Register

Offset															Bi	t Po	siti	on														
0x018	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	ဝ	8	7	9	5	4	က	2	_	0
Reset	0		0			2	e X	•		•		•	•	•		•		•	•		•		•			0x0	•	2	2	0	0	0
Access	₩ M		₩ M			2	<u>}</u>																			X M		Š.		RW	RW	₩ M
Name	CMPEN		PRSEN			F	Ī																			REF		O.	2	ADJ	DIFF	REP

Bit	Name	Reset	Access	Description				
31	CMPEN	0	RW	Compare Logic Enable for Scan				
	Enable/disable (Compare Logic						
	Value			Description				
	0			Disable Compare Logic.				
	1			Enable Compare Logic.				
30	Reserved	To ensure c	ompatibility w	vith future devices, always write bits to 0. More	e informatio	n in 1.2	? Con	iven-
29	PRSEN	0	RW	Scan Sequence PRS Trigger Enable				
	Enabled/disable	PRS trigger of sca	n sequence.					
	Value			Description				
	0			Scan sequence is not triggered by PRS input	ut			
	0			Scan sequence is not triggered by PRS input Scan sequence is triggered by PRS input se		RSSEL		
28		To ensure c	compatibility w		elected by P			even-
28 27:24	1		compatibility w	Scan sequence is triggered by PRS input se	elected by P			oven-
	1 Reserved AT	tions	RW	Scan sequence is triggered by PRS input se	elected by P			oven-
	1 Reserved AT	0x0	RW	Scan sequence is triggered by PRS input se	elected by P			oven-
	AT Select the acquire	tions 0x0 sition time for scan	RW	Scan sequence is triggered by PRS input se with future devices, always write bits to 0. More Scan Acquisition Time	elected by P			even-
	AT Select the acquire Value	0x0 sition time for scan	RW	Scan sequence is triggered by PRS input se with future devices, always write bits to 0. More Scan Acquisition Time Description	elected by P e informatio			oven-
	AT Select the acquire Value 0	ox0 sition time for scan Mode 1CYCLE	RW	Scan sequence is triggered by PRS input servith future devices, always write bits to 0. More Scan Acquisition Time Description 1 conversion clock cycle acquisition time for	e information			oven-
	AT Select the acquisivalue 0 1	tions 0x0 sition time for scan Mode 1CYCLE 2CYCLES	RW	Scan sequence is triggered by PRS input servith future devices, always write bits to 0. More Scan Acquisition Time Description 1 conversion clock cycle acquisition time for 2 conversion clock cycles acquisition time for	e information scan scan r scan or scan			oven-
	AT Select the acquire Value 0 1 2	mode 1CYCLE 2CYCLES 3CYCLES	RW	Scan sequence is triggered by PRS input servith future devices, always write bits to 0. More Scan Acquisition Time Description 1 conversion clock cycle acquisition time for 2 conversion clock cycles acquisition time for 3 conversion clock cycles acquisition time for	e information scan or scan or scan or scan			oven-
	AT Select the acquire Value 0 1 2 3	mode 1CYCLE 2CYCLES 3CYCLES 4CYCLES	RW .	Scan sequence is triggered by PRS input servith future devices, always write bits to 0. More Scan Acquisition Time Description 1 conversion clock cycle acquisition time for 2 conversion clock cycles acquisition time for 3 conversion clock cycles acquisition time for 4 conversion clock cycles acquisition time for	e information scan or scan or scan or scan or scan or scan			oven-
	AT Select the acquire Value 0 1 2 3 4	tions 0x0 sition time for scan Mode 1CYCLE 2CYCLES 3CYCLES 4CYCLES 8CYCLES	RW	Scan sequence is triggered by PRS input servith future devices, always write bits to 0. More Scan Acquisition Time Description 1 conversion clock cycle acquisition time for 2 conversion clock cycles acquisition time for 3 conversion clock cycles acquisition time for 4 conversion clock cycles acquisition time for 8 conversion clock cycles acquisition time for 8 conversion clock cycles acquisition time for	e information scan or scan or scan or scan or scan or scan or scan or scan			oven-
	AT Select the acquir Value 0 1 2 3 4 5	tions 0x0 sition time for scan. Mode 1CYCLE 2CYCLES 3CYCLES 4CYCLES 4CYCLES 8CYCLES	RW	Scan sequence is triggered by PRS input servith future devices, always write bits to 0. More Scan Acquisition Time Description 1 conversion clock cycle acquisition time for 2 conversion clock cycles acquisition time for 3 conversion clock cycles acquisition time for 4 conversion clock cycles acquisition time for 8 conversion clock cycles acquisition time for 16	e information scan or scan or scan or scan or scan for scan for scan			oven-
	AT Select the acquis Value 0 1 2 3 4 5	tions 0x0 sition time for scan. Mode 1CYCLE 2CYCLES 3CYCLES 4CYCLES 4CYCLES 16CYCLES 32CYCLES	RW	Scan sequence is triggered by PRS input servith future devices, always write bits to 0. More Scan Acquisition Time Description 1 conversion clock cycle acquisition time for 2 conversion clock cycles acquisition time for 3 conversion clock cycles acquisition time for 4 conversion clock cycles acquisition time for 8 conversion clock cycles acquisition time for 16 conversion clock cycles acquisition time for 16 conversion clock cycles acquisition time for 18 conversion clock cycles acquisition time for 19	e information scan or scan or scan or scan for scan for scan for scan for scan			oven-

Bit	Name	Reset	Access	Description
23:8	Reserved	To ensure co	ompatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
7:5	REF	0x0	RW	Scan Sequence Reference Selection
	Select reference	to ADC scan seque	ence.	
	Value	Mode	-	Description
	0	1V25		VFS = 1.25V with internal VBGR reference
	1	2V5		VFS = 2.5V with internal VBGR reference
	2	VDD		VFS = AVDD with AVDD as reference source
	3	5V		VFS = 5V with internal VBGR reference
	4	EXTSINGLE		Single ended external reference
	5	2XEXTDIFF		Differential external reference, 2x
	6	2XVDD		VFS=2xAVDD with AVDD as the reference source
	7	CONF		Use SCANCTRLX to configure reference
4:3	RES	0x0	RW	Scan Sequence Resolution Select
	Select scan sequ	uence conversion re	solution.	
	Value	Mode		Description
	0	12BIT		12-bit resolution
	1	8BIT		8-bit resolution
	2	6BIT		6-bit resolution
	3	OVS		Oversampling enabled. Oversampling rate is set in OVSRSEL
2	ADJ	0	RW	Scan Sequence Result Adjustment
	Select scan seq	uence result adjustn	nent.	
	Value	Mode		Description
	0	RIGHT		Results are right adjusted
	1	LEFT		Results are left adjusted
1	DIFF	0	RW	Scan Sequence Differential Mode
	Select single en	ded or differential in	put.	
	Value			Description
	0			Single ended input
	1			Differential input
0	REP	0	RW	Scan Sequence Repetitive Mode
		epetitive scan seque		
	Value			Description
	0			Scan conversion mode is deactivated after one sequence.

Bit	Name	Reset	Access	Description
	1			Scan conversion mode repeats continuously until SCANSTOP is written.

26.5.7 ADCn_SCANCTRLX - Scan Control Register Continued

Offset					Ві	t Po	siti	on					
0x01C	30 30	28	26 24 23 23 22	21	20 19 19 17	16	15	4	13	10 8	7 6 4	က	0 7 0
Reset	0×0	0	00×00		0x0	0		0	0x0	0x0	0x0	0	0×0
Access	RW	Z ×	RW		RW	M		Ŋ.	A M	RW	RW	Z.	RW
Name	REPDELAY	CONVSTARTDELAYEN	CONVSTARTDELAY		PRSSEL	PRSMODE		FIFOOFACT	DVL	VINATT	VREFATT	VREFATTFIX	VREFSEL

	REPL	CON		PRSS PRSS PRSS VINA VINA VINA VINA VINA VINA VINA VINA
Bit	Name	Reset	Access	Description
31:29	REPDELAY	0x0	RW	REPDELAY Select for SCAN REP Mode
	Delay value between t	two repeated co	nversions.	
	Value	Mode		Description
	0	NODELAY		No delay
	1	4CYCLES		4 conversion clock cycles
	2	8CYCLES		8 conversion clock cycles
	3	16CYCLES		16 conversion clock cycles
	4	32CYCLES		32 conversion clock cycles
	5	64CYCLES		64 conversion clock cycles
	6	128CYCLES		128 conversion clock cycles
	7	256CYCLES		256 conversion clock cycles
28	Reserved	To ensure com	npatibility w	vith future devices, always write bits to 0. More information in 1.2 Conven-
27	CONVSTARTDELAY- EN	0	RW	Enable Delaying Next Conversion Start
	Delay value for next co	onversion start e	event.	
	Value			Description
	0			CONVSTARTDELAY is disabled
	1			CONVSTARTDELAY is enabled.
26:22	CONVSTARTDELAY	0x00	RW	Delay Next Conversion Start If CONVSTARTDELAYEN is Set
	Delay value for next co	onversion start e	event in 1u	s ticks (based on TIMEBASE)
	Value	Description		
	DELAY	Delay the nex sion start by (Dus		-

Bit	Name	Reset Acces	ss Description
21	Reserved	To ensure compatibilitions	ty with future devices, always write bits to 0. More information in 1.2 Conven-
20:17	PRSSEL	0x0 RW	Scan Sequence PRS Trigger Select
	Select PRS trigge	er for scan sequence.	
	Value	Mode	Description
	0	PRSCH0	PRS ch 0 triggers scan sequence
	1	PRSCH1	PRS ch 1 triggers scan sequence
	2	PRSCH2	PRS ch 2 triggers scan sequence
	3	PRSCH3	PRS ch 3 triggers scan sequence
	4	PRSCH4	PRS ch 4 triggers scan sequence
	5	PRSCH5	PRS ch 5 triggers scan sequence
	6	PRSCH6	PRS ch 6 triggers scan sequence
	7	PRSCH7	PRS ch 7 triggers scan sequence
	8	PRSCH8	PRS ch 8 triggers scan sequence
	9	PRSCH9	PRS ch 9 triggers scan sequence
		PRS ch 10 triggers scan sequence	
			PRS ch 11 triggers scan sequence
16	PRSMODE	0 RW	Scan PRS Trigger Mode
	PRS trigger mode		
	Value	Mode	Description
	0	PULSED	Scan trigger is considered a regular async pulse that starts ADC warm- up, then acquisition/conversion sequence. The ADC_CLK controls the warmup-time.
	1	TIMED	Scan trigger should be a pulse long enough to provide the required warm-up time for the selected ADC warmup mode. The negative edge requests sample acquisition. DELAY can be used to delay the warm-up request if the pulse is too long.
15	Reserved	To ensure compatibility tions	ty with future devices, always write bits to 0. More information in 1.2 Conven-
14	FIFOOFACT	0 RW	Scan FIFO Overflow Action
	Select how FIFO	behaves when full	
	Value	Mode	Description
	0	DISCARD	FIFO stops accepting new data if full, triggers SCANOF IRQ.
	1	OVERWRITE	FIFO overwrites old data when full, triggers SCANOF IRQ.
13:12	DVL	0x0 RW	Scan DV Level Select
		Valid level. SCAN IRQ is set ole in the SCAN FIFO.	et when (DVL+1) number of scan channels have been converted and their

Bit	Name	Reset	Access	Description
11:8	VINATT	0x0	RW	Code for VIN Attenuation Factor
	Used to set the V	IN attenuation facto	r.	
7:4	VREFATT	0x0	RW	Code for VREF Attenuation Factor When VREFSEL is 1, 2 or 5
	Used to set VRE	attenuation factor.		
3	VREFATTFIX	0	RW	Enable Fixed Scaling on VREF
	Enables fixed sca	aling on VREF		
	Value			Description
	0			VREFATT setting is used to scale VREF when VREFSEL is 1, 2 or 5.
	1			A fixed VREF attenuation is used to cover a large reference source range. When VREFATT = 0, the scaling factor is 1/4. For non-zero values of VREFATT, the scaling factor is 1/3.
2:0	VREFSEL	0x0	RW	Scan Channel Reference Selection
	Select reference	VREF to ADC scan	channel m	ode.
	Value	Mode		Description
	0	VBGR		Internal 0.83V Bandgap reference
	1	VDDXWATT		Scaled AVDD: AVDD*(the VREF attenuation factor)
	2	VREFPWATT		Scaled singled ended external Vref: ADCn_EXTP*(the VREF attenuation factor)
	3	VREFP		Raw single ended external Vref: ADCn_EXTP
	5	VREFPNWAT	Т	Scaled differential external Vref from : (ADCn_EXTP-ADCn_EXTN)*(the VREF attenuation factor)
	5	VREFPNWAT VREFPN	Т	

26.5.8 ADCn_SCANMASK - Scan Sequence Input Mask Register

Offset															Bi	t Po	sitio	on														
0x020	33	30	29	28	27	26	25	24	23	22	21	20	19	8	17	16	15	14	13	12	7	10	6	8	7	9	5	4	က	2	- (_ >
Reset																000000000000000000000000000000000000000																
Access																S S																
Name																SCANINPUTEN																
Bit	Na	me					Re	set			Ac	cess	. Г)es	crin	tion																

Bit	Name	Reset	Access	Description
31:0	SCANINPUTEN	0x00000000	RW	Scan Sequence Input Mask

Set one or more bits in this mask to select which inputs are included in scan sequence in either single ended or differential mode. This works with SCANINPUTSEL register. The SCANINPUTSEL chooses 32 possible channels for single-ended or 32 pairs of possible channels for differential scanning from BUSes. These chosen channels are referred as ADCn_INPUTx in the description. Four even inputs from first group of 8 ADCn_INPUTx and four odd inputs from second group of 8 ADCn_INPUTx have programmable NEGSEL, defined in SCANNEGSEL register. If the SCANMASK is set to 0 and scan conversion is triggered, ADC will do a conversion with garbage results since no inputs were enabled for conversion.

Mode	Value	Description
DIFF = 0		
INPUT0	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	ADCn_INPUT0 included in mask
NPUT1	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	ADCn_INPUT1 included in mask
NPUT2	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	ADCn_INPUT2 included in mask
INPUT3	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	ADCn_INPUT3 included in mask
INPUT4	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	ADCn_INPUT4 included in mask
INPUT5	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	ADCn_INPUT5 included in mask
INPUT6	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	ADCn_INPUT6 included in mask
NPUT7	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	ADCn_INPUT7 included in mask
INPUT31	1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	ADCn_INPUT31 included in mask
DIFF = 1		
INPUT0INPUT0NEG- SEL	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	(Positive input: ADCn_INPUT0 Negative input: chosen by IN- PUT0NEGSEL) included in mask

Namo	Posot Access	Description
Name	Reset Access	Description (Positive inserts ADCs (NDUTA Negative inserts ADCs (NDUTS) inserts
INPUT1INPUT2	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	(Positive input: ADCn_INPUT1 Negative input: ADCn_INPUT2) included in mask
INPUT2INPUT2NEG- SEL	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	(Positive input: ADCn_INPUT2 Negative input: chosen by IN-PUT2NEGSEL) included in mask
INPUT3INPUT4	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	(Positive input: ADCn_INPUT3 Negative input: ADCn_INPUT4) inc ded in mask
INPUT4INPUT4NEG- SEL	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	(Positive input: ADCn_INPUT4 Negative input: chosen by IN-PUT4NEGSEL) included in mask
INPUT5INPUT6	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	(Positive input: ADCn_INPUT5 Negative input: ADCn_INPUT6) included in mask
INPUT6INPUT6NEG- SEL	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	(Positive input: ADCn_INPUT6 Negative input: chosen by IN-PUT6NEGSEL) included in mask
INPUT7INPUT0	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	(Positive input: ADCn_INPUT7 Negative input: ADCn_INPUT8) included in mask
INPUT8INPUT9	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	(Positive input: ADCn_INPUT8 Negative input: ADCn_INPUT9) included in mask
INPUT9INPUT9NEG- SEL	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	(Positive input: ADCn_INPUT9 Negative input: chosen by IN-PUT9NEGSEL) included in mask
INPUT10INPUT11	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	(Positive input: ADCn_INPUT10 Negative input: ADCn_INPUT11) cluded in mask
INPUT11IN- PUT11NEGSEL	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	(Positive input: ADCn_INPUT11 Negative input: chosen by IN-PUT11NEGSEL) included in mask
INPUT12INPUT13	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	(Positive input: ADCn_INPUT12 Negative input: ADCn_INPUT13) cluded in mask
INPUT13IN- PUT13NEGSEL	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	(Positive input: ADCn_INPUT13 Negative input: chosen by IN-PUT13NEGSEL) included in mask
INPUT14INPUT15	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	(Positive input: ADCn_INPUT14 Negative input: ADCn_INPUT15) cluded in mask
INPUT15IN- PUT15NEGSEL	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	(Positive input: ADCn_INPUT15 Negative input: chosen by IN-PUT15NEGSEL) included in mask
INPUT16INPUT17	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	(Positive input: ADCn_INPUT16 Negative input: ADCn_INPUT17) cluded in mask
INPUT28INPUT29	xxx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	(Positive input: ADCn_INPUT28 Negative input: ADCn_INPUT29) cluded in mask
INPUT29INPUT30	xx1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	(Positive input: ADCn_INPUT29 Negative input: ADCn_INPUT30) cluded in mask
INPUT30INPUT31	x1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	(Positive input: ADCn_INPUT30 Negative input: ADCn_INPUT31) cluded in mask
INPUT31INPUT24	1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	(Positive input: ADCn_INPUT31 Negative input: ADCn_INPUT24) cluded in mask

26.5.9 ADCn_SCANINPUTSEL - Input Selection Register for Scan Mode

Offset													Ві	it Po	siti	on																	
0x024	30 31	2	28	56	25	24	23	22	71	20	19	18	17	16	15	4	13	12	1 =		20	၈	œ	7	9	2	4	-	က		7	_	
Reset				00×0								00×0									 00X0									Ş	Onxo		
A																																	
Access				- R								- R								í	≩									ć	≩ Ƴ		
Name				INPUT24TO31SEL								INPUT16TO23SEL								1	INPUI8I015SEL										INPUIDIO/SEL		
Bit	Name				Re	set			Ac	ces	s	Des	crip	tion																			
31:29	Reserved	d			To tio		ure (com	pati	bilit	y w	with future devices, always write bits to 0. More information in 1.2 Conven- Inputs Chosen for ADCn_INPUT24-ADCn_INPUT31 as Referred in														n-							
28:24	INPUT24	4TC	D31SE	L	0x(00			RW	V		Inpi SC				for	AD	Cn	_INF	PU'	T24	I-A	DCı	n_IN	IPU	T31	as	R	ef	err	ed	l in	
	Mode				Va	lue						Des	cript	tion																			—
	APORT0	CF	H0TO7	'	0							Sele	ect A	PO	RT0	's C	H0-	СН	7 as	A	DC	n_l	NP	UT2	4-A	DC	n_II	ΝP	U	Γ3	1		_
	APORT0	CH	H8TO1	5	1							Sele	ect A	PO	RT0	's C	H8-	СН	15 a	is i	AD(Cn_	INI	PUT	24-	ADO	Cn_	IN	Pι	JT:	31		
	APORT1	CH	НОТО7		4							Sele	ect A	PO	RT1	's C	H0-	СН	7 as	s A	DC	n_l	NP	UT2	4-A	DC	1 <u></u> _I	NΡ	U	Γ3	1		
	APORT1	CH	H8TO1	5	5							Sele	ect A	PO	RT1	's C	H8-	СН	15 a	is i	ADO	Cn_	_INF	PUT	24-	ADO	Cn_	INI	Pι	JT:	31		
	APORT1	CH	H16TO	23	6							Sele	ect A	PO	RT1	's C	H16	6-C	H23	as	ΑĽ	OCr	n_IN	ΝPU	T24	-AE	Cn	_11	NΡ	·U	Г3	1	
	APORT1	CH	H24TO	31	7							Sele	ect A	PO	RT1	's C	H24	I-C	H31	as	ΑĽ	OCr	n_IN	ΙPU	T24	-AE	Cn	_11	NΡ	·U	Г3	1	
	APORT2	2CF	НОТО7	•	8							Sele	ect A	PO	RT2	's C	H0-	СН	7 as	A	DC	n_l	NP	UT2	4-A	DC	1l_r	NΡ	U	Γ3	1		
	APORT3	BCF	НОТО7	•	12							Sele	ect A	PO	RT3	's C	H0-	СН	7 as	A	DC	n_l	NP	UT2	4-A	DC	1l_r	NΡ	U	Γ3	1		
	•••																																
	APORT4	CH	НОТО7	'	16							Sele	ect A	PO	RT4	's C	H0-	СН	7 as	A	DC	n_l	NP	UT2	4-A	DC	1 <u> </u>	NΡ	U	Γ3	1		
23:21	Reserved	d			To tio		ure (com	pati	bilit	y w	ith fu	ıture	dev	vices	s, al	way	'S И	rite	bit	s to	0.	Мо	re ir	nfor	mat	on	in	1.2	2 C	Cor	ıve	n-
20:16	INPUT16	этс	D23SE	L	0x(00			RW	V		Inpi SC				for	AD	Cn	_INF	PU	T16	6-A	DCı	n_IN	IPU	T23	as	R	ef	err	ed	l in	
	Mode				Va	lue						Des	cript	tion																			—
	APORT0	CH	H0TO7	,	0							Sele			RT0	's C	H0-	СН	7 as	s A	DC	n_l	NP	UT1	6-A	DC	 1I	ΝP	U	Γ2:	3		—
	APORT0)CF	18TO1	5	1							Sele	ect A	PO	RT0	's C	H8-	СН	15 a	as ,	AD(Cn	INF	PUT	16-	ADO	Cn_	INI	Pι	JT2	23		

APORT1CH0T07

4

Select APORT1's CH0-CH7 as ADCn_INPUT16-ADCn_INPUT23

Bit	Name	Reset	Access	Description
	APORT1CH8TO15	5		Select APORT1's CH8-CH15 as ADCn_INPUT16-ADCn_INPUT23
	APORT1CH16TO23	6		Select APORT1's CH16-CH23 as ADCn_INPUT16-ADCn_INPUT23
	APORT1CH24TO31	7		Select APORT1's CH24-CH31 as ADCn_INPUT16-ADCn_INPUT23
	APORT2CH0TO7	8		Select APORT2's CH0-CH7 as ADCn_INPUT16-ADCn_INPUT23
	APORT3CH0TO7	12		Select APORT3's CH0-CH7 as ADCn_INPUT16-ADCn_INPUT23
		•		
	APORT4CH0TO7	16		Select APORT4's CH0-CH7 as ADCn_INPUT16-ADCn_INPUT23
15:13	Reserved	To ensure com tions	patibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
12:8	INPUT8TO15SEL	0x00	RW	Inputs Chosen for ADCn_INPUT8-ADCn_INPUT15 as Referred in SCANMASK
	Mode	Value		Description
	APORT0CH0TO7	0		Select APORT0's CH0-CH7 as ADCn_INPUT8-ADCn_INPUT15
	APORT0CH8TO15	1		Select APORT0's CH8-CH15 as ADCn_INPUT8-ADCn_INPUT15
	APORT1CH0TO7	4		Select APORT1's CH0-CH7 as ADCn_INPUT8-ADCn_INPUT15
	APORT1CH8TO15	5		Select APORT1's CH8-CH15 as ADCn_INPUT8-ADCn_INPUT15
	APORT1CH16TO23	6		Select APORT1's CH16-CH23 as ADCn_INPUT8-ADCn_INPUT15
	APORT1CH24TO31	7		Select APORT1's CH24-CH31 as ADCn_INPUT8-ADCn_INPUT15
	APORT2CH0TO7	8		Select APORT2's CH0-CH7 as ADCn_INPUT8-ADCn_INPUT15
	APORT3CH0TO7	12		Select APORT3's CH0-CH7 as ADCn_INPUT8-ADCn_INPUT15
	APORT4CH0TO7	16		Select APORT4's CH0-CH7 as ADCn_INPUT8-ADCn_INPUT15
7:5	Reserved	To ensure com	patibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
4:0	INPUT0TO7SEL	0x00	RW	Inputs Chosen for ADCn_INPUT7-ADCn_INPUT0 as Referred in SCANMASK
	Mode	Value		Description
	APORT0CH0TO7	0		Select APORT0's CH0-CH7 as ADCn_INPUT0-ADCn_INPUT7
	APORT0CH8TO15	1		Select APORT0's CH8-CH15 as ADCn_INPUT0-ADCn_INPUT7
	APORT1CH0TO7	4		Select APORT1's CH0-CH7 as ADCn_INPUT0-ADCn_INPUT7
	APORT1CH8TO15	5		Select APORT1's CH8-CH15 as ADCn_INPUT0-ADCn_INPUT7

Bit	Name	Reset	Access	Description
	APORT1CH24TO31	7		Select APORT1's CH24-CH31 as ADCn_INPUT0-ADCn_INPUT7
	APORT2CH0TO7	8		Select APORT2's CH0-CH7 as ADCn_INPUT0-ADCn_INPUT7
	APORT3CH0TO7	12		Select APORT3's CH0-CH7 as ADCn_INPUT0-ADCn_INPUT7
	APORT4CH0TO7	16		Select APORT4's CH0-CH7 as ADCn_INPUT0-ADCn_INPUT7

26.5.10 ADCn_SCANNEGSEL - Negative Input Select Register for Scan

Offset				Bit Po	sition							
0x028	33 33 23 23 24 27 27 27 27	22 24 25 23 23 23	20 20	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	5 4	13	+ 2	တ ထ	7 9	τυ 4	е Z	- 0
Reset					0×0	0x3	0x2	0X1	0x3	0x2	0×1	0x0
Access					N N	A.W.	A W	A.W.	A W	A.W.	A W	Ŋ.
Name					INPUT15NEGSEL	INPUT13NEGSEL	INPUT11NEGSEL	INPUT9NEGSEL	INPUT6NEGSEL	INPUT4NEGSEL	INPUT2NEGSEL	INPUTONEGSEL
Bit	Name	Reset	Access	Description	1							
31:16	Reserved	To ensure contions	mpatibility v	vith future dev	rices, al	ways wr	ite bits t	o 0. Moi	re inforn	nation in	1.2 Coi	nven-
15:14	INPUT15NEGSEL	0x0	RW	Negative In Scan Mode		ect Reg	ister fo	r ADCn	_INPUT	15 in D	ifferenti	al
	Selects negative char	nnel										
	Value	Mode		Description								
	0	INPUT8		Selects ADC	n_INPL	JT8 as r	negative	channe	el input			
	1	INPUT10		Selects ADC	n_INPU	JT10 as	negativ	e chanr	nel input			
	2	INPUT12		Selects ADC	Cn_INPU	JT12 as	negativ	e chanr	el input			
	3	INPUT14		Selects ADC	n_INPU	JT14 as	negativ	e chanr	nel input			
13:12	INPUT13NEGSEL	0x3	RW	Negative In Scan Mode	put Sel	ect Reg	ister fo	r ADCn	_INPUT	13 in Di	ifferenti	al
	Selects negative cha	nnel										
	Value	Mode		Description								
	0	INPUT8		Selects ADC	n_INPU	JT8 as r	negative	channe	el input			
	1	INPUT10		Selects ADO	Cn_INPU	JT10 as	negativ	e chanr	el input			
	2	INPUT12		Selects ADO	Cn_INPU	JT12 as	negativ	e chanr	el input			
	3	INPUT14		Selects ADC	n_INPU	JT14 as	negativ	e chanr	nel input			
11:10	INPUT11NEGSEL	0x2	RW	Negative In Scan Mode	•	ect Reg	ister fo	r ADCn	_INPUT	11 in Di	ifferenti	al
	Selects negative cha	nnel										
	Value	Mode		Description								
	0	INPUT8		Selects ADO	Cn_INPU	JT8 as r	negative	channe	el input			
	1	INPUT10		Selects ADO	Cn_INPU	JT10 as	negativ	e chanr	el input			
	2	INPUT12		Selects ADC	n_INPU	JT12 as	negativ	e chanr	nel input			
	3	INPUT14		Selects ADC	Cn_INPU	JT14 as	negativ	e chanr	nel input			

Bit	Name	Reset	Access	Description
9:8	INPUT9NEGSEL	0x1	RW	Negative Input Select Register for ADCn_INPUT9 in Differential Scan Mode
	Selects negative cha	annel		
	Value	Mode		Description
	0	INPUT8		Selects ADCn_INPUT8 as negative channel input
	1	INPUT10		Selects ADCn_INPUT10 as negative channel input
	2	INPUT12		Selects ADCn_INPUT12 as negative channel input
	3	INPUT14		Selects ADCn_INPUT14 as negative channel input
7 :6	INPUT6NEGSEL	0x3	RW	Negative Input Select Register for ADCn_INPUT1 in Differential Scan Mode
	Selects negative cha	annel		
	Value	Mode		Description
	0	INPUT1		Selects ADCn_INPUT1 as negative channel input
	1	INPUT3		Selects ADCn_INPUT3 as negative channel input
	2	INPUT5		Selects ADCn_INPUT5 as negative channel input
	3	INPUT7		Selects ADCn_INPUT7 as negative channel input
5:4	INPUT4NEGSEL	0x2	RW	Negative Input Select Register for ADCn_INPUT4 in Differential Scan Mode
	Selects negative cha	annel		
	Value	Mode		Description
	0	INPUT1		Selects ADCn_INPUT1 as negative channel input
	1	INPUT3		Selects ADCn_INPUT3 as negative channel input
	2	INPUT5		Selects ADCn_INPUT5 as negative channel input
	3	INPUT7		Selects ADCn_INPUT7 as negative channel input
3:2	INPUT2NEGSEL	0x1	RW	Negative Input Select Register for ADCn_INPUT2 in Differential Scan Mode
	Selects negative cha	annel		
	Value	Mode		Description
	0	INPUT1		Selects ADCn_INPUT1 as negative channel input
	1	INPUT3		Selects ADCn_INPUT3 as negative channel input
	2	INPUT5		Selects ADCn_INPUT5 as negative channel input
	3	INPUT7		Selects ADCn_INPUT7 as negative channel input
	INPUT0NEGSEL	0x0	RW	Negative Input Select Register for ADCn_INPUT0 in Differential
1:0	• . •			Scan Mode
1:0	Selects negative cha	annel		Scan Mode

0 INPUT1 Selects ADCn_INPUT1 as negative channel input 1 INPUT3 Selects ADCn_INPUT3 as negative channel input 2 INPUT5 Selects ADCn_INPUT5 as negative channel input 3 INPUT7 Selects ADCn_INPUT7 as negative channel input	Bit	Name	Reset A	ccess	Description
2 INPUT5 Selects ADCn_INPUT5 as negative channel input		0	INPUT1		Selects ADCn_INPUT1 as negative channel input
-		1	INPUT3		Selects ADCn_INPUT3 as negative channel input
3 INDLITY Selects ADCn INDLITY as pagative channel input		2	INPUT5		Selects ADCn_INPUT5 as negative channel input
5 INTO 17 Selects ADCIT_INFO 17 as negative challier input		3	INPUT7		Selects ADCn_INPUT7 as negative channel input

26.5.11 ADCn_CMPTHR - Compare Threshold Register

Offset															Bi	t Po	siti	on														
0x02C	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	2	4	က	2	_	0
Reset								0000	000000															0000	000000							-
Access								2	<u>}</u>															2	<u>}</u>							
Name								F	ADG															F	ADL							

Bit	Name	Reset	Access	Description									
31:16	ADGT	0x0000	RW	Greater Than Compare Threshold									
	Compare threshold value for greater-than comparison. Must match the conversion data representation chosen.												
15:0	ADLT	0x0000	RW	Less Than Compare Threshold									
	Compare threshold value for less-than comparison. Must match the conversion data representation chosen.												

26.5.12 ADCn_BIASPROG - Bias Programming Register for Various Analog Blocks Used in ADC Operation

Offset			Bit Position
0x030	31 33 29 29 27 27	22 23 24 25 26 26 26 27 27 29 29 29 29 29 29 29 29 29 29 29 29 29	0 1 2 3 4 4 5 6 6 7 7 9 8 8 8 7 9 9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Reset			0 0 0
Access			A A A A A A A A A A A A A A A A A A A
Name			GPBIASACC
Bit	Name	Reset Acces	ss Description
31:17	Reserved	To ensure compatibilitions	ty with future devices, always write bits to 0. More information in 1.2 Conven-
16	GPBIASACC	0 RW	Accuracy Setting for the System Bias During ADC Operation
		y mode for ADC operation nces configure GPBIASA	n. For devices with multiple ADCs, the bias will use the high accuracy setting ACC to LOWACC.
	Value	Mode	Description
	0	HIGHACC	High accuracy setting. Use when configured for an internal VBGR reference source.
	1	LOWACC	Low accuracy setting. Can be used for all references other than VBGR to conserve energy.
15:13	Reserved	To ensure compatibilitions	ty with future devices, always write bits to 0. More information in 1.2 Conven-
12	VFAULTCLR	0 RW	Clear VREFOF Flag
			F flag. If VREFOF irq is enabled and is triggered, the user must set this bit in reset this bit to enable VREFOF to trigger further IRQs upon VREF overflow
11:4	Reserved	To ensure compatibilitions	ty with future devices, always write bits to 0. More information in 1.2 Conven-
3:0	ADCBIASPROG	0x0 RW	Bias Programming Value of Analog ADC Block
	These bits are used	to adjust the bias current	in ADC analog block.
	Value	Mode	Description
	0	NORMAL	Normal power (use for 1Msps operation)
	4	SCALE2	Scaling bias to 1/2
	8	SCALE4	Scaling bias to 1/4
	12	SCALE8	Scaling bias to 1/8
	14	SCALE16	Scaling bias to 1/16
	15	SCALE32	Scaling bias to 1/32

26.5.13 ADCn_CAL - Calibration Register

Offset															Bit	Ро	sitio	on														
0x034	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	7	9	6	8	7	9	5	4	က	2	-	0
Reset	0				0x40					7	Š			α>	o Yo		0				0x40					2	Š			0x8		
Access	₩ W				Z N					2	<u>}</u>			2	Ž		RW				Z.					2	Š			Z X		
Name	CALEN				SCANGAIN									SCANOFESET			OFFSETINVMODE				SINGLEGAIN					CINICI EDEECETINIX	L			SINGLEOFFSET		

	CALE		SCAI	SCAI	OFF	SING	SING	SING
Bit	Name	Reset	Access	s Descriptio	n			
31	CALEN	0	RW	Calibratio	n Mod	le is Enabled		
	When enabled, the addata conversion	dc performs o	conversion a	nd sends raw	data t	o the ADC fifos. This can a	also be used to d	lebug the adc
30:24	SCANGAIN	0x40	RW	Scan Mod	e Gai	n Calibration Value		
		5 internal ref	erence durin	g reset, hence		nversions. This field is set eset value might differ fron		
23:20	SCANOFFSETINV	0x7	RW	Scan Mod Mode	e Offs	set Calibration Value for I	Negative Single	-ended
	set to the production	offset calibrat	tion value fo	r the 1V25 inte	ernal r	onversions for negative sir eference during reset, hen ement number. Higher valu	ce the reset valu	ie might differ
19:16	SCANOFFSET	0x8	RW	Scan Mod gle-ended		set Calibration Value for I	Differential or P	ositive Sin-
	This field is set to the	production of	ffset calibrat	tion value for t	he 1V	onversions for differential on 25 internal reference during ed 2's complement numbe	ig reset, hence th	ne reset value
15	OFFSETINVMODE	0	RW	Negative S	Single	e-ended Offset Calibration	n is Enabled	
						singled ended conversion. sitive single-ended or diffe		
14:8	SINGLEGAIN	0x40	RW	Single Mo	de Ga	in Calibration Value		
		25 internal ref	erence durir	ng reset, henc		onversions. This field is set reset value might differ from		
7:4	SINGLEOFFSETINV	0x7	RW	Single Mo Mode	de Of	fset Calibration Value for	Negative Singl	le-ended
	set to the production	offset calibra	tion value fo	r the 1V25 into	ernal i	conversions for negative si	nce the reset value	ue might differ

from device to device. The field is encoded as a signed 2's complement number. Higher values lead to lower ADC results.

Bit	Name	Reset	Access	Description
3:0	SINGLEOFFSET	0x8	RW	Single Mode Offset Calibration Value for Differential or Positive Single-ended Mode
	This field is set to the	production offs	et calibration	used with single conversions for differential or positive single-ended mode. on value for the 1V25 internal reference during reset, hence the reset value encoded as a signed 2's complement number. Higher values lead to lower

26.5.14 ADCn_IF - Interrupt Flag Register

Offset															Ві	t Po	ositi	on														
0x038	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	=	10	6	80	7	9	5	4	က	2	_	0
Reset		•	0	0	0	0	0	0			•		•		0	0		•			0	0	0	0			•	•	•		0	0
Access			2	22	22	22	2	2							2	2					~	22	2	2							22	c
Name			EM23ERR	PRSTIMEDERR	SCANPEND	SCANEXTPEND	PROGERR	VREFOV							SCANCMP	SINGLECMP					SCANUF	SINGLEUF	SCANOF	SINGLEOF							SCAN	SINGLE

		8 5 5			S	
Bit	Name	Reset	Access	Description		
31:30	Reserved	To ensure o	compatibility v	with future devices, al	ways write bits to 0. More informat	ion in 1.2 Conven-
29	EM23ERR	0	R	EM23 Entry Error F	Flag	
	Indicates that an inc	correct clock wa	as selected as	s ADC_CLK when goi	ng into EM23 resulting in an incorr	ect conversion.
28	PRSTIMEDERR	0	R	PRS Timed Mode E	Error Flag	
	Indicates that in PR	S timed mode,	a PRS negat	ive edge arrived befor	e the AT event and it was ignored.	
27	SCANPEND	0	R	Scan Trigger Pend	ing Flag	
	Indicates that an ex	ternal scan (e.ç	g., LESENSE	triggered) is running a	and PRS/software triggered scan h	nas gone pending.
26	SCANEXTPEND	0	R	External Scan Trig	ger Pending Flag	
	Indicates that a PRS ing.	S/software trigg	gered scan is	running and the exter	nal scan (e.g., LESENSE triggered	l) has gone pend-
25	PROGERR	0	R	Programming Erro	r Interrupt Flag	
	Indicates that a prog	gramming error	has occurred	d. Read the STATUS r	egister for cause.	
24	VREFOV	0	R	VREF Over Voltage	e Interrupt Flag	
	Indicates that attenuence when this hap				The ADC stops converting and dis	sconnects the refer-
23:18	Reserved	To ensure o	compatibility v	with future devices, all	ways write bits to 0. More informat	ion in 1.2 Conven-
17	SCANCMP	0	R	Scan Result Comp	are Match Interrupt Flag	
	Indicates scan resul	t compare mat	ched the wind	dow conditions when t	his bit is set.	
16	SINGLECMP	0	R	Single Result Com	pare Match Interrupt Flag	
	Indicates single resu	ult compare ma	atched the wir	ndow conditions when	this bit is set.	
15:12	Reserved	To ensure o	compatibility v	with future devices, all	ways write bits to 0. More informat	ion in 1.2 Conven-
11	SCANUF	0	R	Scan FIFO Underfl	ow Interrupt Flag	
	Indicates scan resulable.	t FIFO underflo	ow when this	bit is set. An underflow	v occurs if the FIFO is read and th	ere is no data avail-
10	SINGLEUF	0	R	Single FIFO Under	flow Interrupt Flag	
	Indicates single resi available.	ult FIFO underf	flow when this	s bit is set. An underflo	ow occurs if the FIFO is read and t	here is no data

Bit	Name	Reset	Access	Description
9	SCANOF	0	R	Scan FIFO Overflow Interrupt Flag
	Indicates scan re result.	sult FIFO overflo	w when this bi	it is set. An overflow occurs if there is not room in the FIFO to store a new
8	SINGLEOF	0	R	Single FIFO Overflow Interrupt Flag
	Indicates single rresult.	esult FIFO overflo	ow when this I	bit is set. An overflow occurs if there is not room in the FIFO to store a new
7:2	Reserved	To ensure tions	compatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
1	SCAN	0	R	Scan Conversion Complete Interrupt Flag
	Indicates (DVL+1) number of scan	channel resu	ılts are available in the Scan FIFO.
	SINGLE	0	R	Single Conversion Complete Interrupt Flag
0				

26.5.15 ADCn_IFS - Interrupt Flag Set Register

Offset														В	it P	ositi	ion													
0x03C	31	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	9	5	4	3	2	1
Reset	,	0	0	0	0	0	0							0	0					0	0	0	0			•	<u>'</u>		•	
Access		W	W1	W	W	W	W1							×	N K					W1	W	W	W							
Name		EM23ERR	PRSTIMEDERR	SCANPEND	SCANEXTPEND	PROGERR	VREFOV							SCANCMP	SINGLECMP					SCANUF	SINGLEUF	SCANOF	SINGLEOF							
Bit	Name					Re	set			Ac	ces	s	Des	crip	tio	n														
31:30	Reserv	⁄ed				To tio		ure	con	npati	bilit	y Wi	ith fu	ıture	de	vice	s, al	vay:	s wr	ite b	its t	o 0.	Мо	re in	forr	natio	on ir	1.2	2 Co	nven-
29	EM23E	RR				0				W1	ı		Set	EM	23E	RR	Inte	rrup	t Fla	ag										
	Write 1	to s	set tl	he E	M2	3EF	RR in	terr	upt	flag																				
28	PRSTI	MED	DER	R		0				W1	I		Set	PRS	STI	MED	ERF	R Int	terru	ıpt F	lag									
	Write 1	to s	set tl	he F	PRS	TIM	EDE	RR	inte	errup	ot fla	ıg																		
27	SCAN					0				W1			Set	SC	ANF	PEN	D In	terri	upt l	Flag										
	Write 1				SCA		END	inte	errup																					
26	SCAN					0				W1			Set	SC	ANE	EXT	PEN	D In	terr	upt	Flaç	3								
	Write 1			he S	SCA		(IPE	=NL) int			ag	0-4	DD/	201		14-		-4 -											
25	PROG Write 1			ho E		0 .GEI	DD i	ntor	runi	W1			Set	PR	JGI	ERR	Inte	erru	pt F	iag										
24	VREF		SEL II	ile r	KU	0	XIX II	niei	rupi	W1			Sat	VPI	=FC)V Ir	ıtarr	unt	Flad	٠.										
	Write 1		set tl	he \	/RF		/ inte	erru	nt fl				Jet	VIXI	_, .	, v II	iteri	ирс	ιια	9										
23:18	Reserv						ensi				bilit _.	y Wi	ith fu	ıture	de	vice	s, al	vay:	s wr	ite b	its t	0 0.	Мо	re in	forr	natio	on ir	1.2	2 Co	nven-
17	SCAN	CMF)			0				W1	l		Set	SC	٩NC	СМР	Inte	erru	pt F	lag										
	Write 1	to s	set tl	he S	SCA	NCI	MP ir	nter	rupt	flag	l																			
16	SINGL	ECN	ЛP			0				W1			Set	SIN	GLI	ECN	IP Ir	teri	upt	Fla	9									
	Write 1	to s	set tl	he S	SING	GLE	CMF	int	erru	ıpt fl	ag																			
15:12	Reserv	red				To tio		ure	con	npati	bilit	y Wi	ith fu	iture	de	vice	s, al	vay:	s wr	ite b	its t	o 0.	Мо	re in	forr	natio	on ir	1.2	2 Co	nven-
11	SCAN	JF				0				W1	ı		Set	SC	ANL	JF Ir	nterr	upt	Flag	g										
	Write 1	to s	set t	he S	SCA	NUF	inte	erru	pt fl	ag																				
10	SINGL	FUE	=			0				W1	l		Set	SIN	GL	EUF	Inte	erru	pt F	lag										

0

Write 1 to set the SCANOF interrupt flag

W1

Set SCANOF Interrupt Flag

SCANOF

9

Bit	Name	Reset	Access	Description								
8	SINGLEOF	0	W1	Set SINGLEOF Interrupt Flag								
	Write 1 to set the SIN	IGLEOF interrup	t flag									
7:0	Reserved	To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions										

26.5.16 ADCn_IFC - Interrupt Flag Clear Register

Offset														Bi	t Po	ositi	ion													
0x040	33	59	28	27	26	25	24	23	22	2	20	19	18	17	16	15	4	13	12	7	10	6	∞	7	0 L	ဂ	4	က	7	- 0
Reset	·	0	0	0	0	0	0				•	·	•	0	0					0	0	0	0		·	·	·	·	·	·
Access		(R)W1	(R)W1	(R)W1	(R)W1	(R)W1	(R)W1							(R)W1	(R)W1					(R)W1	(R)W1	(R)W1	(R)W1							
Name		EM23ERR	PRSTIMEDERR	SCANPEND	SCANEXTPEND	PROGERR	VREFOV							SCANCMP	SINGLECMP					SCANUF	SINGLEUF	SCANOF	SINGLEOF							
Bit	Name					Re	set			A	cces	ss	Des	crip	tior	า														
31:30	Reserv	red				To tio		ure	con	npat	tibilit	ty wi	ith fu	ture	dev	/ice	s, alv	ways	s writ	te b	its to	o 0.	Mor	e in	forma	tior	in	1.2 (Conv	en-
29	EM23E	RR				0				(R	2)W1		Clea	ar El	M23	BER	R Int	terru	ıpt F	lag										
	Write 1 flags (1														rns	the	valu	e of	the I	IF a	nd c	lea	rs th	e cc	rresp	ono	ding	inte	rrupt	
28	PRSTII	MED	DER	R		0				(R	2)W1		Clea	ar Pl	RST	TIME	EDEI	RR I	nter	rup	t Fla	ag								
	Write 1 rupt fla															turr	ns the	e val	lue c	of th	e IF	and	d cle	ars	the co	orre	spo	ndin	g int	er-
27	SCANF	PEN	D			0				(R	2)W1	l	Clea	ar S	CAN	NPE	ND I	Inter	rrup	t Fla	ag									
	Write 1 flags (1														turn	s th	e va	lue c	of the	e IF	and	d cle	ars	the	corre	spo	ndir	ng in	terru	pt
26	SCANE	EXT	PEN	1D		0				(R	()W1		Clea	ar S	CAN	NEX	TPE	ND I	Inte	rrup	t Fl	ag								
	Write 1 rupt fla															eturi	ns th	e va	llue	of th	ie IF	= an	d cle	ears	the c	orre	espo	ondir	ng in	ter-
25	PROGI	ERF	₹			0				(R	!)W1		Clea	ar Pl	ROC	GER	RR In	iterr	upt	Flag	9									
	Write 1 flags (1														ırns	the	valu	ue of	f the	IF a	and	clea	ars tl	ne c	orres	oon	ding	g inte	errup	t
24	VREFO	V				0				(R	()W1		Clea	ar VI	REF	OV	Inte	rrup	ot Fl	ag										
	Write 1 (This fe												ing re	eturr	ns th	ne v	alue	of th	ne IF	an	d cle	ears	the	cor	espo	ndi	ng ir	nterr	upt f	lags
23:18	Reserv	red				To tio		ure	con	npai	tibilit	ty wi	ith fu	ture	dev	/ice	s, alv	ways	s writ	te b	its to	o 0.	Mor	e in	forma	tior	in in	1.2 (Conv	en-
17	SCANO	CMF	•			0				(R	2)W1		Clea	ar S	CAN	NCN	1P In	terr	upt	Flag	9									
	Write 1 flags (1														ırns	the	valu	ıe of	the	IF a	and	clea	ırs tl	ne c	orres	oon	ding	j inte	errup	t
16	SINGL	ECN	ЛР			0				(R	2)W1		Clea	ar SI	NG	LEC	CMP	Inte	rrup	t F	ag									
	Write 1													ng re	eturi	ns tl	he va	alue	of th	ne IF	an	d cl	ears	the	corre	spo	ondi	ng ir	nterru	upt

To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conven-

Reserved

15:12

flags (This feature must be enabled globally in MSC.).

tions

Bit	Name	Reset	Access	Description
11	SCANUF	0	(R)W1	Clear SCANUF Interrupt Flag
	Write 1 to clear th (This feature mus			ding returns the value of the IF and clears the corresponding interrupt flags .
10	SINGLEUF	0	(R)W1	Clear SINGLEUF Interrupt Flag
	Write 1 to clear the flags (This feature		. •	eading returns the value of the IF and clears the corresponding interrupt ASC.).
9	SCANOF	0	(R)W1	Clear SCANOF Interrupt Flag
	Write 1 to clear th (This feature mus			ding returns the value of the IF and clears the corresponding interrupt flags .
8	SINGLEOF	0	(R)W1	Clear SINGLEOF Interrupt Flag
	Write 1 to clear the flags (This feature			eading returns the value of the IF and clears the corresponding interrupt ASC.).
7:0	Reserved	To ensure tions	compatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-

26.5.17 ADCn IEN - Interrupt Enable Register

011															,,,																
Offset														Ві	it Po	ositi	on														ı
0x044	30	59	78	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	တ	∞	7	9	2	4	က	7	-	0
Reset		0	0	0	0	0	0							0	0					0	0	0	0							0	0
Access		S S	₩	₹	S S	\$	R ≪							8 8	₹					₽	₩	₽	₹							\$	₹
Name		EM23ERR	PRSTIMEDERR	SCANPEND	SCANEXTPEND	PROGERR	VREFOV							SCANCMP	SINGLECMP					SCANUF	SINGLEUF	SCANOF	SINGLEOF							SCAN	SINGLE
Bit	Name					Re	set			Ac	ces	s	Des	crip	tior	1															
31:30	Reser	ved				To tio		ure (com	pati	bility	y wi	ith fu	ture	de	/ices	s, alı	vays	s wr	ite b	its t	o 0.	Мо	re in	forr	natio	on ii	n 1.:	2 Co	nver	1-
29	EM23I	ERR				0				RW	/		EM2	23EF	RR I	nte	rup	t En	abl	е											
	Enable	e/dis	able	the	EM	123E	RR	inte	rrup	t																					
28	PRST	IMEI	DER	RR		0				RW	/		PRS	STIN	IED	ERF	R Int	erru	ıpt E	Enal	ole										
	Enable	e/dis	able	the	PR	STII	MED	ER	R in	terru	ıpt																				
27	SCAN	PEN	ID			0				RW	/		SCA	NP	ENI) Int	terru	ıpt I	Enal	ble											
	Enable	e/dis	able	the	SC	ANF	PEN	D in	terrı	upt																					
26	SCAN	EXT	PEN	ND		0				RW	/		SCA	NE	XTF	PEN	D In	terr	upt	Ena	ble										
	Enable	e/dis	able	the	SC	ANE	EXTI	PEN	D ir	iterr	upt																				
25	PROG					0				RW	/		PRO	GE	RR	Inte	rrup	ot E	nab	le											
	Enable		able	the	PR		ERR	inte	erru																						
24	VREF					0				RW	/		VRE	FO'	V In	terr	upt	Ena	ble												
	Enable		able	the	VR																				_						
23:18	Reser	ved				To tio		ure	com	pati	bility	y Wi	ith fu	ture	de	/ices	s, alı	vay	s wr	ite b	its t	0 0.	Мо	re in	forr	natio	on ii	า 1.:	2 Co	nver	1-
17	SCAN					0				RW	/		SCA	ANC	MP	Inte	rrup	ot E	nab	le											
	Enable			the	SC	ANC	CMP	inte	errup	ot																					
16	SINGL					0				RW	/		SIN	GLE	CM	P In	terr	upt	Ena	ble											
	Enable		able	the	SIN																										
15:12	Reser	ved				To tio		ure	com	pati	bility	y wi	ith fu	ture	de	/ices	s, alı	vay	s wr	ite b	its t	0 0.	Мо	re in	forr	natio	on ii	n 1.:	2 Co	nver	1-
11	SCAN	UF				0				RW	/		SCA	NU	F In	terr	upt	Ena	ble												
	Enable	e/dis	able	the	SC	ANU	JF ir	nterr	upt																						
10	SINGL	EUF	=			0				RW	/		SIN	GLE	UF	Inte	rrup	ot E	nab	le											
	Enable	e/dis	able	the	SIN	IGL	EUF	inte	errup	ot																					
9	SCAN	OF				0				RW	/		SCA	NO	F In	iterr	upt	Ena	ble												

Enable/disable the SCANOF interrupt

Bit	Name	Reset	Access	Description
8	SINGLEOF	0	RW	SINGLEOF Interrupt Enable
	Enable/disable the S	INGLEOF interru	pt	
7:2	Reserved	To ensure com tions	patibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
1	SCAN	0	RW	SCAN Interrupt Enable
	Enable/disable the S	CAN interrupt		
0	SINGLE	0	RW	SINGLE Interrupt Enable
	Enable/disable the S	INGLE interrupt		

26.5.18 ADCn_SINGLEDATA - Single Conversion Result Data (Actionable Reads)

Offset															Bi	t Po	siti	on														
0x048	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	=	10	6	∞	7	9	2	4	က	2	_	0
Reset		00000000000000000000000000000000000000																														
Access																۵	_															
Name																Ę C	<u>(</u>															

Bit	Name	Reset	Access	Description
31:0	DATA	0x00000000	R	Single Conversion Result Data
	This register holds the SINGLE FIFO.	e results from the	e last singl	e channel mode conversion. Reading this field pops one entry from the

26.5.19 ADCn_SCANDATA - Scan Conversion Result Data (Actionable Reads)

Offset															Bi	t Po	siti	on														
0x04C	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	∞	7	9	5	4	က	2	_	0
Reset																000000000	000000000000000000000000000000000000000															
Access																۵	۷															
Name																Ę C	<u> </u>															

Bit	Name	Reset	Access	Description
31:0	DATA	0x00000000	R	Scan Conversion Result Data
	The register holds the	e results from the	e last scan	mode conversion. Reading this field pops one entry from the SCAN FIFO.

26.5.20 ADCn_SINGLEDATAP - Single Conversion Result Data Peek Register

Offset															Bi	t Po	siti	on														
0x050	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	80	7	9	5	4	က	2	_	0
Reset																	000000000000000000000000000000000000000															
Access																٥	۲															
Name																C < + < C	T T															

Bit	Name	Reset	Access	Description
31:0	DATAP	0x00000000	R	Single Conversion Result Data Peek

The register holds the results from the last single channel mode conversion. Reading this field will not pop an entry from the SINGLE FIFO.

26.5.21 ADCn_SCANDATAP - Scan Sequence Result Data Peek Register

Offset															Bi	t Po	siti	on														
0x054	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	80	7	9	5	4	က	2	_	0
Reset																	000000000000000000000000000000000000000															
Access																ב	۲															
Name																C < +	L X X Y															

Bit	Name	Reset	Access	Description
31:0	DATAP	0x00000000	R	Scan Conversion Result Data Peek

The register holds the results from the last scan mode conversion. Reading this field will not pop an entry from the SCAN FIFO.

26.5.22 ADCn_SCANDATAX - Scan Sequence Result Data + Data Source Register (Actionable Reads)

Offset	Bit	Position
0x068	1 1 <th>0 2 4 6 2 7 7 0 0 8 7 0 0 4 8 7 0 0</th>	0 2 4 6 2 7 7 0 0 8 7 0 0 4 8 7 0 0
Reset	0000	0000×0
Access	g ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~	<u>~</u>
Name	SCANINPUTID	DATA

Bit	Name	Reset	Access	Description
31:21	Reserved	To ensure contions	npatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
20:16	SCANINPUTID	0x00	R	Scan Conversion Input ID
	Indicates from which	input the results	in SCAND	OATA originated. Reading this field pops one entry from the SCAN FIFO.
15:0	DATA	0x0000	R	Scan Conversion Result Data
	Holds the results from	the last scan c	onversion.	Reading this field pops one entry from the SCAN FIFO.

26.5.23 ADCn_SCANDATAXP - Scan Sequence Result Data + Data Source Peek Register

Offset															Bi	t Po	sitio	on														
0x06C	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	41	13	12	11	10	6	8	7	9	5	4	က	7	_	0
Reset		,	<u> </u>											00×0											nnnnxn							
Access														<u>~</u>										ב	צ							
Name														SCANINPUTIDPEEK										C .	DAIAP							

Bit	Name	Reset	Access	Description
31:21	Reserved	To ensure con tions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
20:16	SCANINPUTIDPEEK	0x00	R	Scan Conversion Data Source Peek
	Indicates from which in SCAN FIFO.	nput channel the	e results in	SCANDATA originated. Reading this field does not pop any entry from the
15:0	DATAP	0x0000	R	Scan Conversion Result Data Peek
	The register holds the FIFO.	results from the	e last scan	conversion. Reading this field does not pop any entry from the SCAN

26.5.24 ADCn_APORTREQ - APORT Request Status Register

Offset															Bi	t Po	siti	on														
0x07C	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	ω	7	9	2	4	က	2	_	0
Reset			'		'	'	•				•			'									0	0	0	0	0	0	0	0	0	0
Access																							œ	œ	œ	œ	œ	œ	œ	œ	œ	<u>~</u>
Name																							APORT4YREQ	APORT4XREQ	APORT3YREQ	APORT3XREQ	APORT2YREQ	APORT2XREQ	APORT1YREQ	APORT1XREQ	APORTOYREQ	APORT0XREQ

Bit	Name	Reset	Access	Description
31:10	Reserved	To ensure com tions	patibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
9	APORT4YREQ	0	R	1 If the Bus Connected to APORT4Y is Requested
	Reports if the bus co	onnected to APOR	T4Y is be	ing requested from the APORT
8	APORT4XREQ	0	R	1 If the Bus Connected to APORT4X is Requested
	Reports if the bus co	onnected to APOR	T4X is be	ing requested from the APORT
7	APORT3YREQ	0	R	1 If the Bus Connected to APORT3Y is Requested
	Reports if the bus co	onnected to APOR	T3Y is be	ing requested from the APORT
6	APORT3XREQ	0	R	1 If the Bus Connected to APORT3X is Requested
	Reports if the bus co	onnected to APOR	T3X is be	ing requested from the APORT
5	APORT2YREQ	0	R	1 If the Bus Connected to APORT2Y is Requested
	Reports if the bus co	onnected to APOR	T2Y is be	ing requested from the APORT
4	APORT2XREQ	0	R	1 If the Bus Connected to APORT2X is Requested
	Reports if the bus co	onnected to APOR	T2X is be	ing requested from the APORT
3	APORT1YREQ	0	R	1 If the Bus Connected to APORT1Y is Requested
	Reports if the bus co	onnected to APOR	T1Y is be	ing requested from the APORT
2	APORT1XREQ	0	R	1 If the Bus Connected to APORT1X is Requested
	Reports if the bus co	onnected to APOR	T1X is be	ing requested from the APORT
1	APORT0YREQ	0	R	1 If the Bus Connected to APORT0Y is Requested
	Reports if the bus co	onnected to APOR	T0Y is be	ing requested from the APORT
0	APORT0XREQ	0	R	1 If the Bus Connected to APORT0X is Requested
	Reports if the bus co	onnected to APOR	T0X is be	ing requested from the APORT

26.5.25 ADCn_APORTCONFLICT - APORT Conflict Status Register

Offset															Bi	t Po	siti	on														
0x080	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	2	4	က	7	_	0
Reset			'	•							'		•	'									0	0	0	0	0	0	0	0	0	0
Access																							22	22	<u>~</u>	œ	œ	22	2	œ	œ	<u>~</u>
Name																							APORT4YCONFLICT	APORT4XCONFLICT	APORT3YCONFLICT	APORT3XCONFLICT	APORT2YCONFLICT	APORT2XCONFLICT	APORT1YCONFLICT	APORT1XCONFLICT	APORT0YCONFLICT	APORT0XCONFLICT

-				
Bit	Name	Reset	Access	Description
31:10	Reserved	To ensure contions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
9	APORT4YCONFLICT	0	R	1 If the Bus Connected to APORT4Y is in Conflict With Another Peripheral
	Reports if the bus con	nected to APOF	RT4Y is is a	also being requested by another peripheral
8	APORT4XCONFLICT	0	R	1 If the Bus Connected to APORT4X is in Conflict With Another Peripheral
	Reports if the bus con	nected to APOF	RT4X is is a	also being requested by another peripheral
7	APORT3YCONFLICT	0	R	1 If the Bus Connected to APORT3Y is in Conflict With Another Peripheral
	Reports if the bus con	nected to APOF	RT3Y is is a	also being requested by another peripheral
6	APORT3XCONFLICT	0	R	1 If the Bus Connected to APORT3X is in Conflict With Another Peripheral
	Reports if the bus con	nected to APOF	RT3X is is a	also being requested by another peripheral
5	APORT2YCONFLICT	0	R	1 If the Bus Connected to APORT2Y is in Conflict With Another Peripheral
	Reports if the bus con	nected to APOF	RT2Y is is a	also being requested by another peripheral
4	APORT2XCONFLICT	0	R	1 If the Bus Connected to APORT2X is in Conflict With Another Peripheral
	Reports if the bus con	nected to APOF	RT2X is is a	also being requested by another peripheral
3	APORT1YCONFLICT	0	R	1 If the Bus Connected to APORT1Y is in Conflict With Another Peripheral
	Reports if the bus con	nected to APOF	RT1Y is is a	also being requested by another peripheral
2	APORT1XCONFLICT	0	R	1 If the Bus Connected to APORT1X is in Conflict With Another Peripheral
	Reports if the bus con	nected to APOF	RT1X is is a	also being requested by another peripheral
1	APORT0YCONFLICT	0	R	1 If the Bus Connected to APORT0Y is in Conflict With Another Peripheral
	Reports if the bus con	nected to APOR	RT0Y is is a	also being requested by another peripheral

Bit	Name	Reset	Access	Description
0	APORT0XCONFLICT	0	R	1 If the Bus Connected to APORT0X is in Conflict With Another Peripheral
	Reports if the bus con	nected to APOR	RT0X is is a	also being requested by another peripheral

26.5.26 ADCn_SINGLEFIFOCOUNT - Single FIFO Count Register

Offset															Bi	t Po	siti	on														
0x084	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	∞	7	9	2	4	3	7	_	0
Reset																										•					000	
Access																															<u>~</u>	
Name																															SINGLEDC	

Bit	Name	Reset	Access	Description
31:3	Reserved	To ensure contions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
2:0	SINGLEDC	0x0	R	Single Data Count
	Number of unread da	ta available in S	ingle FIFO	

26.5.27 ADCn_SCANFIFOCOUNT - Scan FIFO Count Register

Offset															Bi	t Pc	siti	on														
0x088	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	æ	7	9	2	4	က	7	_	0
Reset				•								•			•				•									•			0×0	
Access																															2	
Name																															SCANDC	

Bit	Name	Reset	Access	Description
31:3	Reserved	To ensure o	compatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
2:0	SCANDC	0x0	R	Scan Data Count
	Number of unrea	d data available ir	n Scan FIFO.	

26.5.28 ADCn_SINGLEFIFOCLEAR - Single FIFO Clear Register

Offset															Bi	t Po	siti	on														
0x08C	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	5	4	က	2	1	0
Reset																																0
Access																																W
Name																																SINGLEFIFOCLEAR

Bit	Name	Reset	Access	Description
31:1	Reserved	To ensure contions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
0	SINGLEFIFOCLEAR	0	W1	Clear Single FIFO Content
	Write a 1 to clear Sing	le FIFO content	t.	

26.5.29 ADCn_SCANFIFOCLEAR - Scan FIFO Clear Register

Offset															Bi	t Po	siti	on														
0x090	33	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	=	10	6	8	7	9	5	4	က	2	_	0
Reset		•	•	•		•		•		•	•	•	•	•	•	•	•		•	•	•		•	•	•	•		•		•		0
Access																																W
Name																																SCANFIFOCLEAR

Bit	Name	Reset	Access	Description
31:1	Reserved	To ensure co	mpatibility	with future devices, always write bits to 0. More information in 1.2 Conven-
0	SCANFIFOCLEAR	0	W1	Clear Scan FIFO Content
	Write a 1 to clear Sca	an FIFO content	t.	

26.5.30 ADCn_APORTMASTERDIS - APORT Bus Master Disable Register


Offset				Bit Position								
0x094	31 30 29 28 27 26 26	22 24 25 23 23 23	22 23 25	2 8 7 9 4 5 7 7 1 0 2 8 7 9 5 1 7 1 7 1 0			Τ.					
Reset		0 0 0 0	2 2 5		6			ט ע		_ω	2	- 0
Access					RW 0			_	-	RW 0	RW 0	
ACCESS							_	_	_	_		
Name					APORT4YMASTERDIS	APORT4XMASTERDIS	APORT3YMASTERDIS	APORT2YMASTERDIS	APORT2XMASTERDIS	APORT1YMASTERDIS	APORT1XMASTERDIS	
Bit	Name	Reset	Access	Description								
31:10	Reserved	To ensure co	mpatibility v	with future devices, always write bits t	o 0. I	More	info	rmat	ion ir	1.2	Coi	nven-
9	APORT4YMASTER- DIS	0	RW	APORT4Y Master Disable								
	ADC only passively m	onitors the APone device that r	ORT bus ar nasters the	bus (if selected by POSSEL or NE) and the selection of the channel for the APORT bus. This bit allows multiple	sele	ected	bus	is ig	nored	d. Tr	ie ch	nannel
	Value			Description								
	0			APORT mastering enabled								
	1			APORT mastering disabled								
8	APORT4XMASTER- DIS	0	RW	APORT4X Master Disable								, , , , , , , , , , , , , , , , , , ,
	ADC only passively m	onitors the APone device that r	ORT bus ar nasters the	bus (if selected by POSSEL or NEad the selection of the channel for the APORT bus. This bit allows multiple	sele	ected	bus	is ig	nore	d. Tr	ne ch	nannel
	Value			Description								
	0			APORT mastering enabled								
	1			APORT mastering disabled								
7	APORT3YMASTER- DIS	0	RW	APORT3Y Master Disable								
	ADC only passively m	onitors the APone device that r	ORT bus ar nasters the	bus (if selected by POSSEL or NE) and the selection of the channel for the APORT bus. This bit allows multiple	sele	ected	bus	is ig	nored	d. Tr	ie ch	nannel
	Value			Description								
	0			APORT mastering enabled								
	1			APORT mastering disabled								

Bit	Name	Reset	Access	Description
6	APORT3XMASTER- DIS	0	RW	APORT3X Master Disable
	ADC only passively n	nonitors the AP he device that r	ORT bus ar nasters the	bus (if selected by POSSEL or NEGSEL or SCANINPUTSEL). When 1, and the selection of the channel for the selected bus is ignored. The channel APORT bus. This bit allows multiple APORT connected devices to monitor
	Value			Description
	0			APORT mastering enabled
	1			APORT mastering disabled
5	APORT2YMASTER- DIS	0	RW	APORT2Y Master Disable
	ADC only passively n	nonitors the AP he device that r	ORT bus ar nasters the	bus (if selected by POSSEL or NEGSEL or SCANINPUTSEL). When 1, and the selection of the channel for the selected bus is ignored. The channel APORT bus. This bit allows multiple APORT connected devices to monitor
	Value			Description
	0			APORT mastering enabled
	1			APORT mastering disabled
4	APORT2XMASTER- DIS	0	RW	APORT2X Master Disable
	ADC only passively n	nonitors the AP he device that r	ORT bus ar nasters the	bus (if selected by POSSEL or NEGSEL or SCANINPUTSEL). When 1, and the selection of the channel for the selected bus is ignored. The channel APORT bus. This bit allows multiple APORT connected devices to monitor
	Value			Description
	0			APORT mastering enabled
	1			APORT mastering disabled
3	APORT1YMASTER- DIS	0	RW	APORT1Y Master Disable
	ADC only passively n	nonitors the AP he device that r	ORT bus ar nasters the	bus (if selected by POSSEL or NEGSEL or SCANINPUTSEL). When 1, and the selection of the channel for the selected bus is ignored. The channel APORT bus. This bit allows multiple APORT connected devices to monitor
	Value			Description
	0			APORT mastering enabled
	1			APORT mastering disabled
2	APORT1XMASTER- DIS	0	RW	APORT1X Master Disable
	ADC only passively n	nonitors the AP he device that r	ORT bus ar nasters the	bus (if selected by POSSEL or NEGSEL or SCANINPUTSEL). When 1, and the selection of the channel for the selected bus is ignored. The channel APORT bus. This bit allows multiple APORT connected devices to monitor
	Value			Description

Bit	Name	Reset Access	Description
	0		APORT mastering enabled
	1		APORT mastering disabled
1:0	Reserved	To ensure compatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-

27. IDAC - Current Digital to Analog Converter





Quick Facts

What?

The IDAC can sink or source a configurable constant current.

Why?

The IDAC can be used to bias external circuits or (in conjunction with the ADC) measure capacitance by injecting a controlled current into a component.

How?

In addition to providing a constant current, the IDAC can be switched on and off with a PRS signal all the way down to EM3.

27.1 Introduction

The current digital to analog converter (IDAC) can source or sink a configurable constant current from APORT and/or main pad (OUT-PAD). The current is configurable with several ranges of various step sizes.

27.2 Features

- · Can source and sink current
- · Programmable constant output current
 - Selectable current range between 0.05 μA and 64 μA
 - · Each range is linearly programmable in 32 steps
 - · Support for current calibration
- Support for manual and PRS triggered output enable
- Available in EM0-EM3

27.3 Functional Description

An overview of the IDAC module is shown in Figure 27.1 IDAC Overview on page 920. The IDAC is designed to source or sink a programmable current which can be controlled by setting the range and the step in the RANGESEL and STEPSEL bitfields in IDAC_CURRPROG register. The IDAC output enable can be controlled by software or PRS. The IDAC is enabled by setting EN in IDAC_CTRL.




Figure 27.1. IDAC Overview

27.3.1 Current Programming

The four different current ranges can be selected by configuring the RANGESEL bitfield in IDAC_CURRPROG. The current output in each range is linearly programmable in 32 steps, and is controlled by the STEPSEL bitfield in IDAC_CURRPROG. These current ranges and their step sizes are shown in Table 27.1 Range Selection on page 920.

Range Select Range Value [µA] Step Size [nA] **Step Counts** 0 0.05 - 1.650 32 1 1.6 - 4.7100 32 2 0.5 - 16500 32 3 2 - 64 2000 32

Table 27.1. Range Selection

27.3.2 IDAC Enable and Warm-up

The IDAC is enabled by setting the EN bit in IDAC_CTRL. When this bit is set, the IDAC must stabilize before its output current is stable.

It is important to wait until the IDAC is warmed up, or until any current programming is complete and the output current is stabilized, before entering EM1, EM2, or EM3.

27.3.3 Output Control

The IDAC output enable is controlled separately for APORT and main pad. If APORTOUTENPRS/MAINOUTENPRS is set, output enable is controlled by PRS, else it is controlled by software via APORTOUTEN/MAINOUTEN.

27.3.4 APORT Configuration

The IDAC APORT outputs can be routed to pins through the APORT system. Note that the IDAC has only two local APORT interfaces APORT1X and APORT1Y, which are connected to the APORT BUSCX and BUSCY, respectively. The pins are selected by requesting an APORT channel in APORTOUTSEL in IDAC_CTRL. For mapping between APORT channel and physical pin, please refer to data sheet. The IDAC can be in either master or slave mode when connecting to the APORT. By default the IDAC is in master mode. To enable slave mode, set APORTMASTERDIS in IDAC_CTRL. As IDAC is only capable of driving an APORT channel, only master mode is meaningful for IDAC. If the IDAC is in master mode, and another module is currently driving the requested channel, the APORTCONFLICT bitfield in IDAC_STATUS will be set together with APORT1XCONFLICT or APORT1YCONFLICT in IDAC_APORTCONFLICT. The APORTCONFLICT can also be configured to trigger an interrupt, see 27.3.5 Interrupts for details.

27.3.5 Interrupts

The APORTCONFLICT interrupt flag in the IDAC_IF register indicates that a conflict has occurred when requesting a channel from the APORT. The APORTCONFLICT interrupt can be enabled by setting the APORTCONFLICT bit in IDAC_IEN, or cleared by setting the APORTCONFLICT bit in IDAC_IFC.

27.3.6 Minimizing Output Transition

If the internal output of the IDAC differs from the voltage at the output pin, enabling the output can cause an unwanted transition. To minimize this transition, it is possible to charge or discharge the internal output node before enabling the output to the pin. Setting MINOUTTRANS in IDAC_CTRL when the IDAC is sourcing current connects the internal node to GND. Alternatively, setting MINOUTTRANS when the IDAC is sinking current connects the internal output node to VDD. Setting APORTOUTEN/MAINOUTEN when MINOUTTRANS is set will halt the charge/discharge until either APORTOUTEN/MAINOUTEN is cleared or MINOUTTRANS is cleared.

27.3.7 Duty Cycle Configuration

The references for the IDAC can be duty-cycled, meaning that it can source current at very low overhead current consumption at the cost of response time and accuracy. By default duty-cycling is enabled in EM2 and EM3 and disabled in EM0 and EM1. Setting EM2DUTYCYCLEDIS in IDAC_DUTYCONFIG will disable duty cycling in EM2 and EM3. Note that sinking current can not be done with duty-cycled references so measures needs to be taken to always disable duty-cycling while sinking current.

27.3.8 Calibration

The IDAC can be calibrated to accurately compensate for process, supply voltage and temperature variations. During the production test, the middle step of each range is calibrated at room temperature. The TUNING bitfield in the IDAC_CAL register can be used to do further calibration of each step with an external resistor connected to IDAC_OUT. The calibrated tuning value for each band can be read from the Device Information (DI) page.

27.3.9 PRS Triggered Charge Injection

The amount of charge sourced or sunk by the IDAC can be controlled by the PRS (e.g., using a timer as producer) via the output switch. Figure 27.2 IDAC Charge Injection Example on page 922 shows a case where the IDAC is configured to periodically supply charge using the PRS. The amount of charge injected is proportional to the the period the IDAC is on. The total charge injected is the current multiplied by the time the output switch is enabled.

The PRS system is enabled by setting APORTOUTENPRS/MAINOUTENPRS in IDAC_CTRL, and the PRS channel is selected by PRSSEL in IDAC_CTRL. To generate the periodic control signal, the TIMER module can be used, by configuring for example a CC channel to compare match with a configurable level.




Figure 27.2. IDAC Charge Injection Example

27.4 Register Map

The offset register address is relative to the registers base address.

Offset	Name	Туре	Description
0x000	IDAC_CTRL	RW	Control Register
0x004	IDAC_CURPROG	RW	Current Programming Register
0x00C	IDAC_DUTYCONFIG	RW	Duty Cycle Configuration Register
0x018	IDAC_STATUS	R	Status Register
0x020	IDAC_IF	R	Interrupt Flag Register
0x024	IDAC_IFS	W1	Interrupt Flag Set Register
0x028	IDAC_IFC	(R)W1	Interrupt Flag Clear Register
0x02C	IDAC_IEN	RW	Interrupt Enable Register
0x034	IDAC_APORTREQ	R	APORT Request Status Register
0x038	IDAC_APORTCONFLICT	R	APORT Request Status Register

27.5 Register Description

27.5.1 IDAC CTRL - Control Register

Offset															Ri	t Po	eiti	on														
0x000	1 0 0	, ,			2	ıo	4	<u></u>			-			ω .				I	m	~	_	0			Т	Т	T	Т				
Reset	30 30	3 8	27	90	۷ <u> </u>	52	24	23	22	0x0	20			18	17	16	15	4	13	12	7	19	0	ω (00X0	9	2	4	8	2	_	_
iveser													4	0		0		0	0	0									0	0	0	
Access										S N		<u>8</u>	i	8		₽		₹ §	R ≷	R ≷				i	≩				S. S.	₩ M	₩ N	8
Name										PRSSEL		MAINOLITENDES		MAINOUTEN		APORTOUTENPRS		APORTMASTERDIS	EM2DELAY	PWRSEL					APORTOUTSEL				APORTOUTEN	MINOUTTRANS	CURSINK	Z
Bit	Name					Res	set			Α	cces	SS	D	esc	crip	tion)															
31:24	Reserved	ı				To d		ure	COI	пра	tibili	' <i>у</i> и	vith	fut	ure	dev	ices	s, al	way	s wr	ite b	its t	o 0.	Мо	re ii	nfor	mati	on ir	า 1.2	Co	nvei	7-
23:20	PRSSEL					0x0)			R	W		IC	AC	0	utpı	ıt E	nab	le P	RS	Cha	nne	l Se	elec	t							
	Selects w	hich	n PR	Sc	ha	nne	el to	use	e to	ena	able	out	put	t.																		
	Value					Мо	de						D	esc	ript	ion																_
	0					PR	SCH	-10				PRS Channel 0 selected. PRS Channel 1 selected.																				
	1					PR	SCF	- 11					Ρ	RS	Ch	ann	el 1	sele	ecte	d.												
	2					PR	SCH	1 2				PRS Channel 3 selected.																				
	3					PR	SCH	H3				PRS Channel 4 selected																				
	4					PR	SCF	- 14				PRS Channel 5 selected																				
	5					PR	SCH	1 5				PRS Channel 5 selected.																				
	6					PR	SCH	H6					Р	RS	Ch	ann	el 6	sele	ecte	d.												
	7					PR	SCH	- 17					Ρ	RS	Ch	ann	el 7	sele	ecte	d.												
	8					PR	SCH	-18					Ρ	RS	Ch	ann	el 8	sele	ecte	d.												
	9					PR	SCH	1 9					Ρ	RS	Ch	ann	el 9	sele	ecte	d.												
	10					PR	SCH	1 10					Ρ	RS	Ch	ann	el 1) se	lect	ed.												
	11					PR	SCH	H11					PRS Channel 11 selected.																			
19	MAINOU ⁻ Enable Pl														Co	ntro	lled	i Ma	ain I	Pad	Out	put	Ena	able)							
	Value										-				ript	ion																_
	0		Main pad output enable controlled by IDAC_MAINOUTEN.													_																
	1														-		-						-					ed b		RSS	EL.	_
18	MAINOU	TEN	l			0				R	W		0	utp	out	Ena	ble															
	Set to ena	able	IDA	C r	nai	in o	utpı	ut to	ра	ad if	MAI	NO	UT	ΈN	IPR	S is	not	set														

Bit	Name	Reset	Access	Description								
17	Reserved	To ensure co	mpatibility	with future devices, always write bits to 0. More information in 1.2 Conven-								
16	APORTOUTENPRS	0	RW	PRS Controlled APORT Output Enable								
	Enable PRS Control	of the IDAC AP	ORT output	t enable.								
	Value			Description								
	0			APORT output enable controlled by IDAC_APORTOUTEN.								
	1			APORT output enable controlled by PRS channel selected by PRSSEL.								
15	Reserved	To ensure co	mpatibility	with future devices, always write bits to 0. More information in 1.2 Conven-								
14	APORTMASTERDIS	S 0	RW	APORT Bus Master Disable								
	ted devices to monit the determination is	or the same AP0 expected to be for a selected b	ORT bus sir from anothous is ignore	bus selected by APORTOUTSEL. This bit allows multiple APORT connec- multaneously by allowing the IDAC to not master the selected bus. When 1, her peripheral, and the IDAC only passively looks at the bus. When 1, the ed (the bus is not), and will be whatever selection the external device massis.								
	Value			Description								
	0			Bus mastering enabled								
	1			Bus mastering disabled								
13	EM2DELAY	0	RW	EM2 Delay								
	Delays EM2 entry u	ntil the IDAC out	put is stable	9								
12	PWRSEL	0	RW	Power Select								
	Selects the power so	ource for the IDA	AC .									
	Mode	Value		Description								
	ANA	0		VDDX_ANA								
	IO	1		IOVDD								
11:4	APORTOUTSEL	0x00	RW	APORT Output Select								
	Select output mode.											
	APORT1XCH0	0x20		APORT1X Channel 0								
	APORT1YCH1	0x21		APORT1Y Channel 1								
	APORT1XCH2	0x22		APORT1X Channel 2								
	APORT1YCH3	0x23		APORT1Y Channel 3								
	APORT1XCH4	0x24		APORT1X Channel 4								
	APORT1YCH5	0x25		APORT1Y Channel 5								
	APORT1XCH30	0x3e		APORT1X Channel 30								
	APORT1YCH31	0x3f		APORT1Y Channel 31								
				-								

Bit	Name	Reset	Access	Description							
3	APORTOUTEN	0	RW	APORT Output Enable							
	Set to enable the IDA	AC output to APO	ORT if APO	RTOUTENPRS is not set.							
2	MINOUTTRANS	0	RW	Minimum Output Transition Enable							
	Set to enable minimu	ım output transit	ion mode fo	or the IDAC.							
1	CURSINK	0	RW	Current Sink Enable							
	Set to enable the IDA	AC as a current s	sink. By def	ault, the IDAC sources current.							
0	EN	0	RW	Current DAC Enable							
	Set to enable the IDAC.										

27.5.2 IDAC_CURPROG - Current Programming Register

Offset															Bi	t Po	siti	on														
0x004	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	∞	7	9	2	4	က	7	_	0
Reset				•			•					9	OXAD			•	0000								•	2	OXO					
Access												2	<u>}</u>						RW									2	 } Y			
Name													9									STEPSEL										

Bit	Name	Reset	Access	Description
31:24	Reserved	To ensure co	ompatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
23:16	TUNING	0x9B	RW	Tune the Current to Given Accuracy
	In production test	. the middle step (1	16) of each r	range is calibrated and can be read from the Device Information (DI) page.
15:13	Reserved	To ensure co	ompatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
12:8	STEPSEL	0x00	RW	Current Step Size Select
	-	•		ach step depends on the RANGESEL setting. RANGESEL settings of 0, 1, nA, 500 nA, and 2000 nA, respectively. See step details.
	z, and 3 correspo	ilu to step sizes oi	30 HA, 100	TIA, 500 TIA, and 2000 TIA, respectively. See step details.
7:2	Reserved	<u> </u>	· · · · · · · · · · · · · · · · · · ·	with future devices, always write bits to 0. More information in 1.2 Conven-
7:2		To ensure co	· · · · · · · · · · · · · · · · · · ·	
	Reserved RANGESEL	To ensure co	ompatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
	Reserved RANGESEL	To ensure co	ompatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
	Reserved RANGESEL Selects current ra	To ensure contions 0x0 unge of the output.	ompatibility v	with future devices, always write bits to 0. More information in 1.2 Conven- Current Range Select
	Reserved RANGESEL Selects current ra	To ensure contions 0x0 Inge of the output. Mode	ompatibility v	with future devices, always write bits to 0. More information in 1.2 Conven- Current Range Select Description
	Reserved RANGESEL Selects current ra Value 0	To ensure contions 0x0 Inge of the output. Mode RANGE0	ompatibility v	Current Range Select Description Current range set to 0 - 1.6 uA.

27.5.3 IDAC_DUTYCONFIG - Duty Cycle Configuration Register

Offset	Bit Position	
0x00C	33	7 - 0
Reset		0
Access	s	RW
Name		EM2DUTYCYCLEDIS

Bit	Name	Reset	Access	Description						
31:2	Reserved	To ensure con tions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-						
1	EM2DUTYCYCLE- DIS	0	RW	Duty Cycle Enable						
	Set to disable duty cy	cycling in EM2.								
0	Reserved	To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions								

27.5.4 IDAC_STATUS - Status Register

Offset															Bi	t Po	siti	on														
0x018	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	5	4	က	2	_	0
Reset											•													•			'	•		•	0	
Access																															2	
Name																															APORTCONFLICT	

Bit	Name	Reset	Access	Description						
31:2	Reserved	To ensure contions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-						
1	APORTCONFLICT	0	R APORT Conflict Output							
	1 if any of the APORT	T BUSes being requested by the IDAC are also being requested by another peripheral								
0	Reserved	To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions								

27.5.5 IDAC_IF - Interrupt Flag Register

Offset	Bit Position	
0x020	3.31 3.41 4 4 5 6 6 6 6 6 6 6 7 8 8 8 8 8 9 10	- 0
Reset		0
Access		<u>~</u>
Name		APORTCONFLICT

Bit	Name	Reset	Access	Description			
31:2	Reserved	To ensure contions	npatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-			
1	APORTCONFLICT	0	R	APORT Conflict Interrupt Flag			
	1 if any of the APORT	BUSes being r	equested b	by the IDAC are also being requested by another peripheral			
0	Reserved	To ensure compatibility with future devices, always write bits to 0. More information it					

27.5.6 IDAC_IFS - Interrupt Flag Set Register

Offset															Bi	t Po	siti	on														
0x024	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	19	6	8	7	9	5	4	က	7	_	0
Reset		•		'						•			•							•			•			'	•		'	•	0	
Access																															W1	
Name																															APORTCONFLICT	

Bit	Name	Reset	Access	Description					
31:2	Reserved	To ensure con tions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-					
1	APORTCONFLICT	0	W1	Set APORTCONFLICT Interrupt Flag					
	Write 1 to set the APC	RTCONFLICT	interrupt fla	ag					
0	Reserved	To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Contions							

27.5.7 IDAC_IFC - Interrupt Flag Clear Register

Offset	Bit Position	
0x028	33 34 36 37 38 39 30 30 30 31 32 33 34 35 36 37 38 47 41 41 41 41 42 43 44 45 46 47 47 48 48 49 40 <th>- 0</th>	- 0
Reset		0
Access		(R)W1
Name		APORTCONFLICT

Bit	Name	Reset	Access	Description
31:2	Reserved	To ensure con tions	npatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
1	APORTCONFLICT	0	(R)W1	Clear APORTCONFLICT Interrupt Flag
	Write 1 to clear the Alrupt flags (This feature		•	flag. Reading returns the value of the IF and clears the corresponding interior in MSC.).
0	Reserved	To ensure con tions	npatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-

27.5.8 IDAC_IEN - Interrupt Enable Register

Offset	Bit Position	
0x02C	33 34 4 5 2 3 4 4 4 4 5 6 6 6 7 7 7 8 8 9 9 10	- 0
Reset		0
Access		Z.
Name		APORTCONFLICT

Bit	Name	Reset	Access	Description					
31:2	Reserved	To ensure com tions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-					
1	APORTCONFLICT	0	RW	APORTCONFLICT Interrupt Enable					
	Enable/disable the AF	ORTCONFLICT	interrupt						
0	Reserved	To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions							

27.5.9 IDAC_APORTREQ - APORT Request Status Register

Offset															Bi	t Po	siti	on														
0x034	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	5	4	က	7	_	0
Reset			'		'								•			'				'							'		0	0		
Access																													œ	œ		
Name																													APORT1YREQ	APORT1XREQ		

Bit	Name	Reset	Access	Description
31:4	Reserved	To ensure contions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
3	APORT1YREQ	0	R	1 If the Bus Connected to APORT1Y is Requested
	Reports if the bus cor	nected to APOF	RT1Y is be	ing requested by the APORT
2	APORT1XREQ	0	R	1 If the APORT Bus Connected to APORT1X is Requested
	Reports if the bus cor	nected to APOF	RT1X is be	ing requested by the APORT
1:0	Reserved	To ensure contions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-


27.5.10 IDAC_APORTCONFLICT - APORT Request Status Register

Offset															Bi	t Po	siti	on														
0x038	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	∞	7	9	5	4	က	2	_	0
Reset		•	•	•			•	•	•	•		•		•	•	•	•		•		•	•	•		•	•	•	•	0	0		•
Access																													2	2		
Name																													APORT1YCONFLICT	APORT1XCONFLICT		

Bit	Name	Reset	Access	Description
31:4	Reserved	To ensure contions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
3	APORT1YCONFLICT	0	R	1 If the Bus Connected to APORT1Y is in Conflict With Another Peripheral
	Reports if the bus con	nected to APOF	RT1Y is is	also being requested by another peripheral
2	APORT1XCONFLICT	0	R	1 If the Bus Connected to APORT1X is in Conflict With Another Peripheral
	Reports if the bus con	nected to APOF	RT1X is is	also being requested by another peripheral
1:0	Reserved	To ensure contions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-

28. LESENSE - Low Energy Sensor Interface





Quick Facts

What?

LESENSE is a low energy sensor interface capable of autonomously collecting and processing data from multiple sensors even when in EM2. Flexible configuration makes LESENSE a versatile sensor interface compatible with a wide range of sensors and measurement schemes.

Why?

Capability to autonomously monitor sensors allows the EFR32 to reside in a low energy mode for long periods of time while keeping track of sensor status and sensor events.

How?

LESENSE is highly configurable and is capable of collecting data from a wide range of sensor types. Once the data is collected, the programmable state machine, LESENSE decoder, is capable of processing sensor data without CPU intervention. A large result buffer allows the chip to remain in EM2 for long periods of time while autonomously collecting data.

28.1 Introduction

LESENSE is a low energy sensor interface utilizing on-chip peripherals to perform measurement of a configurable set of sensors. The sensor measurements results can be processed by the LESENSE decoder, a configurable state machine with up to 32 states. The results can also be stored in a result buffer to be collected by the CPU or DMA for further processing.

LESENSE operates from EM0 down to EM2, and can wake up the CPU on configurable events.

28.2 Features

- · Up to 16 sensors
- Autonomous sensor monitoring in EM0, EM1, and EM2
- · Highly configurable decoding of sensor results
- · Interrupt on sensor events
- · Configurable enable signals to external sensors
- · Circular buffer for storage of up to 16 sensor results
- · Multiple evaluation modes minimize the need for software interaction
- · Supports ADC0 sampling and evaluation
- · Support for multiple sensor types
 - · LC sensors
 - · Capacitive sensing
 - · General analog sensors

28.3 Functional Description

The LESENSE module is capable of controlling on-chip peripherals in order to perform monitoring of different sensors with little or no CPU intervention. LESENSE uses the analog comparators (ACMP) or ADC0 for measurement of sensor signals. LESENSE can also control the VDAC to generate accurate reference voltages. Figure 28.1 LESENSE Block Diagram on page 931 shows an overview of the LESENSE module.

The LESENSE module consists of a sequencer, an evaluation block, a decoder, and a RAM block:

- The sequencer handles interaction with other peripherals and controls timing of sensor measurements. It also includes a counter that can be used to count pulses on the ACMP output.
- The evaluation block is used to process the data collected by the sequencer.
- To autonomously analyze sensor results, the LESENSE decoder provides the ability to define a finite state machine with up to 32 states, as well as define programmable actions upon state transitions. This allows the decoder to implement a wide range of decoding schemes, such as quadrature decoding.
- A RAM block is used for storage of configuration and measurement results. This allows LESENSE to have a relatively large result buffer enabling the chip to remain in a low energy mode for long periods of time while collecting sensor data.




Figure 28.1. LESENSE Block Diagram

28.3.1 Channel Configuration

LESENSE has 16 individually configurable channels, each with its own set of configuration registers. Channel configuration is split into three registers; CHx_TIMING, CHx_INTERACT, and CHx_EVAL. Individual timing for each sensor is configured in CHx_INTERACT, and configurations regarding evaluation of the measurements are done in CHx_EVAL. For improved readability, CHx_CONF will be used to refer to the channel configuration registers (CHx_TIMING, CHx_INTERACT, and CHx_EVAL) throughout this chapter.

By default, the channel configuration registers are directly mapped to the channel number. Configuring SCANCONF in CTRL makes it possible to alter this mapping.

Configuring SCANCONF to INVMAP will make channels 0-7 use the channel configuration registers for channels 8-15, and vice versa. This feature allows an application to quickly and easily switch the configuration set for the channels.

Setting SCANCONF to TOGGLE will make channel x alternate between using CH_{X-CONF} and CH_{X+8} _CONF. The configuration used is decided by the state of the corresponding bit in SCANRES. For instance, if channel 3 is performing a scan and bit 3 in SCANRES is set, CH_{11} _CONF will be used. Channels 8 through 15 will toggle between CH_{X-CONF} and CH_{X-8} _CONF. This mode provides an easy way to implement hysteresis on channel events, as threshold values can be changed depending on the sensor status.

Setting SCANCONF to DECDEF will make the state of the decoder define which scan configuration to be used. If the decoder state is at index 16 or higher, channel x will use CH_{X+8} _CONF, otherwise it will use CH_{X} _CONF. Similarly, channels 8 through 15 will use CH_{X} _CONF when the decoder state index is less than 8 and CH_{X-8} _CONF when the decoder state index is higher than 7. Allowing the decoder state to define which configuration to use enables easy implementation of hysteresis, for example, as different threshold values can be used for the same channel depending on the state of the application. Table 28.1 LESENSE Scan Configuration Selection on page 932 summarizes how channel configuration is selected for different settings of SCANCONF.

SCANCONF LESENSE TOGGLE DECDEF channel x DIRMAP INVMAP SCANRES[n] = 0SCANRES[n] = 1DECSTATE < 16 DECSTATE >= 16 $0 \le x \le 8$ CH_x_CONF CH_{x+8}_CONF CH_x_CONF CH_{x+8}_CONF CH_x_CONF CH_{x+8}_CONF $8 \le x \le 16$ CH_x CONF CH_{x-8}_CONF CH_x CONF CH_{x-8}_CONF CH_x CONF CH_{x-8}_CONF

Table 28.1. LESENSE Scan Configuration Selection

Channels are enabled in the CHEN register, where bit x enables channel x. During a scan, all enabled channels are measured, starting with the lowest indexed channel. Figure 28.3 Scan Sequence on page 933 illustrates a scan sequence with channels 3, 5, and 9 enabled.

28.3.2 Scan Sequence

LESENSE runs on LFACLK_{LESENSE}, which is a prescaled version of LFACLK. The prescaling factor for LFACLK_{LESENSE} is selected in the CMU, available prescaling factors are:

- DIV1: LFACLK_{LESENSE} = LFACLK/1
- DIV2: LFACLK_{LESENSE} = LFACLK/2
- DIV4: LFACLK_{LESENSE} = LFACLK/4
- DIV8: LFACLK_{I ESENSE} = LFACLK/8

All enabled channels are scanned each scan period. How a new scan is started is configured in the SCANMODE bit field in CTRL. If set to PERIODIC, the scan frequency is generated using a counter which is clocked by LFACLK_{LESENSE}. This counter has its own prescaler. This prescaling factor is configured in PCPRESC in TIMCTRL. A new scan sequence is started each time the counter reaches the top value, PCTOP. The scan frequency is calculated using Figure 28.2 Scan Frequency on page 933. If SCANMODE is set to ONE-SHOT, a single scan will be made when START in CMD is set. To start a new scan on a PRS event, set SCANMODE to PRS and configure PRS channel in PRSSEL. The PRS start signal needs to be active for at least one LFACLK_{LESENSE} cycle to make sure LE-SENSE is able to register it.

Figure 28.2. Scan Frequency

It is possible to interleave additional sensor measurements in between the periodic scans. Issuing a start command when LESENSE is idle will immediately start a new scan, without disrupting the frequency of the periodic scans. If the period counter overflows during the interleaved scan, the periodically scheduled scan will start immediately after the interleaved scan completes.




Figure 28.3. Scan Sequence

28.3.3 Sensor Timing

For each channel in the scan sequence, the LESENSE interface goes through three phases: idle, excite, and measure. The durations of the excite and measure phases are configured in the CHx_TIMING registers. The excite phase duration can be configured to be either a number of AUXHFRCO cycles or a number of LFACLK_{LESENSE} cycles, depending on which one is selected by the EXCLK bit in the CHx_INTERACT register. LESENSE includes two timers: A low frequency timer, running on LFACLK_{LESENSE}, and a high frequency timer, running on AUXHFRCO. The low frequency or high frequency timers can be prescaled by configuring LFPRESC or AUXPRESC, respectively, in the TIMCTRL register. The duration of the measure phase is programmed via MEASUREDLY and SAMPLEDLY in the CHx_TIMING registers. The output of the ACMP will be ignored for MEASUREDLY EXCLK cycles after start of the sensor measurement. Sampling of the sensor will happen after SAMPLEDLY LFACLK_{LESENSE}, or AUXHFRCO cycles, depending on the configuration of the SAMPLECLK in the CHx_INTERACT register. The configurable measure- and sample delays enables LESENSE to easily define exact time windows for sensor measurements. A start delay can be inserted before sensor measurement begin by configuring STARTDLY in TIMCTRL. This delay can be used to ensure that the VDAC conversion is done and voltages have stabilized before the sensor measurement begins. The AUXHFRCO startup can be delayed until the system enters the excite phase, by configuring AUX-STARTUP in TIMCTRL to ONDEMAND. This will reduce the time the AUXHFRCO is enabled and reduce power consumption, with the tradeoff that that the starting point for high frequency timing will also be delayed the same amount as the AUXHFRCO startup time.

Figure 28.4 Timing Diagram, AUXHFRCO Based Timing on page 934 depicts a sensor sequence with AUXHFRCO based timing (EXTIME=5, MEASUREDLY=7, SAMPLEDLY=13), while Figure 28.5 Timing Diagram, LFACLK Based Timing on page 935 depicts a sequence with LFACLK_{LESENSE} based timing (EXTIME=1, MEASUREDLY=1, SAMPLEDLY=2).




Figure 28.4. Timing Diagram, AUXHFRCO Based Timing




Figure 28.5. Timing Diagram, LFACLK Based Timing

28.3.4 Sensor Interaction

Many sensor types require some type of excitation in order to work. The LESENSE module can generate a variety of sensor stimuli, both on the same pin as the measurement is to be made on, as well as alternative pins.

By default, excitation is performed on the pin associated with the channel (i.e., excitation and sensor measurement is performed on the same pin). The mode of the pin during the excitation phase is configured by the EXMODE bitfield in CHx_INTERACT. The available modes during the excite phase are:

- · DISABLED: The pin is disabled.
- · HIGH: The pin is driven high.
- · LOW: The pin is driven low.
- DACOUT: The pin is connected to the output of a VDAC channel.

Note: Excitation with VDAC output is only available on some channels. Refer to 28.3.9 VDAC Interface for details. If the VDAC is in opamp-mode, setting EXMODE to DACOUT will result in excitation with output from the opamp.

LESENSE is able to perform sensor excitation on a pin other than the one being measured. When ALTEX in CHx_INTERACT is set, the excitation will occur on the alternative excite pin associated with the given channel. By default, the alternative excite pins are mapped to the LES_ALTEX pins, but they can also be mapped to LESENSE $CH_{X+8 \mod 16}$. Mapping of the alternative excite pins is configured in ALTEXMAP in the CTRL register. Table 28.2 LESENSE Excitation Pin Mapping on page 936 summarizes the mapping of excitation pins for different configurations.

Table 28.2. LESENSE Excitation Pin Mapping

LESENSE channel	ALTEX = 0	ALTEX = 1	
		ALTEXMAP = CH	ALTEXMAP = ALTEX
0	LES_CH0	LES_CH8	LES_ALTEX0
1	LES_CH1	LES_CH9	LES_ALTEX1
2	LES_CH2	LES_CH10	LES_ALTEX2
3	LES_CH3	LES_CH11	LES_ALTEX3
4	LES_CH4	LES_CH12	LES_ALTEX4
5	LES_CH5	LES_CH13	LES_ALTEX5
6	LES_CH6	LES_CH14	LES_ALTEX6
7	LES_CH7	LES_CH15	LES_ALTEX7
8	LES_CH8	LES_CH0	LES_ALTEX0
9	LES_CH9	LES_CH1	LES_ALTEX1
10	LES_CH10	LES_CH2	LES_ALTEX2
11	LES_CH11	LES_CH3	LES_ALTEX3
12	LES_CH12	LES_CH4	LES_ALTEX4
13	LES_CH13	LES_CH5	LES_ALTEX5
14	LES_CH14	LES_CH6	LES_ALTEX6
15	LES_CH15	LES_CH7	LES_ALTEX7

Figure 28.6 Pin Sequencing on page 937 illustrates the sequencing of the pin associated with the active channel and its alternative excite pin.




Figure 28.6. Pin Sequencing

The LES_ALTEXn pins have the ability to excite regardless of what channel is active. Setting AEXn in ALTEXCONF will make LES_ALTEXn excite for all channels using alternative excitation (i.e., ALTEX in CHx INTERACT is set).

Note: When exciting on the pin associated with the active channel, the pin will go through a tri-stated phase before returning to the idle configuration. This will not happen on pins used as alternative excitation pins.

The pin configuration for the idle phase can be configured individually for each LESENSE channel and alternative excite pin in the IDLECONF and ALTEXCONF registers. The modes available are the same as the modes available in the excitation phase. In the measure phase, the pin mode on the active channel is always disabled (analog input).

To allow the LESENSE mode to control a GPIO pin, the pin must be enabled in the ROUTEPEN register and configured as push-pull. The IDLECONF configuration should not be altered while the pin enable for a given pin is set in ROUTEPEN.

28.3.5 Sensor Sampling

During the measurement phase, LESENSE can sample data from sensors using either ADC0 or an ACMP. This is configured in CHx_INTERACT_SAMPLE. If the ACMP is used, LESENSE can evaluate the ACMP output at a single point in time (CHx_INTERACT_SAMPLE = ACMPOUNT) for a programmable period of time.

LESENSE includes the ability to sample both analog comparators simultaneously, effectively cutting the time spent on sensor interaction in some applications in half. Setting DUALSAMPLE in CTRL enables this mode. In dual sample mode, channels X and X+8 are paired, meaning they will be sampled at the same time. DUALSAMPLE mode only works when CHx_INTERACT_SAMPLE is set to ACMP.

If ADC0 is used, LESENSE will initiate ADC conversions and fetch the ADC data for further evaluation. If the ADC is configured in differential mode, CHx_INTERACT_SAMPLE must be set to ADCDIFF. In this mode, the output from the ADC and the threshold used for comparison are given in two's complement notation.

See sections28.3.12 ADC Interface and 28.3.10 ACMP Interface for more details on the LESENSE interface to the ADC and ACMPs. The sampled data from ADC or ACMP will be referred to as sensor data in the remainder of this manual.

28.3.6 Sensor Evaluation

When a measurement phase is completed, the sensor data is evaluated by the evaluation block. If the sensor data is taken from ACMP sample in a single point in time (CHx_INTERACT_SAMPLE = ACMP), the evaluation is limited to determining if the sensor data is 0 or 1. For the other sample modes, there are three ways to do sensor evaluation; threshold comparison, sliding window, or step detection. Evaluation mode is configured in CHx_EVAL_MODE.

If the evaluation of sensor data evaluates to true, the corresponding bit in the result register (SCANRES) is set. By configuring SETIF in CHx_INTERACT, interrupt flags can also be set on SCANRES events. Figure 28.7 Scan Result and Interrupt Generation on page 938 illustrates how the sensor data or ACMP sample is used for evaluation and interrupt generation.

Note: For initialization purposes, SCANRES can be written by software. SCANRES should not be written while LESENSE is running (i.e., the RUNNING bit in LESENSE_STATUS is high).




Figure 28.7. Scan Result and Interrupt Generation

The results from sensor data evaluation can be fed into the decoder through the SENSORSTATE register. In DUALSAMPLE mode, results from both the sampled ACMPs will be stored in both SCANRES and SENSORSTATE.

28.3.6.1 Threshold Comparison

In threshold comparison mode, the sensor data is compared to a threshold configured in CHx_EVAL_COMPTHRES. There are two modes of threshold comparison: 'less than' and 'greater than or equal'. Threshold comparison mode is configured in CHx_EVAL_COMP.

28.3.6.2 Sliding Window

In sliding window mode, the sensor data is compared against the upper and lower limits of a window range. The window is defined by a base, given by CHx_EVAL_COMPTHRES, and a size configured in EVALCTRL_WINSIZE. The window size is constant and the same for all LESENSE channels, while the base is specific to each channel and will be updated by LESENSE when the sensor data is outside the current window range. If the sensor data is within the window range, the sensor evaluation will remain the same as it was for the previous measurement. If the sensor data is below the window range, the measurement will be evaluated to false. If the sensor data is above the window range, the measurement will be evaluated to true. In both cases, the window base in CHx_EVAL_COMPTHRES will be updated to reflect the new window range. Figure 28.8 Sliding Window on page 939 shows how the sliding window evaluation mode can be used to implement a system with two self calibrating thresholds.




Figure 28.8. Sliding Window

28.3.6.3 Step Detection

Step detection is used to detect steps in the sensor data compared to sensor data from the previous measurement. The size of the step is configured in EVALCTRL_WINSIZE. In this mode, step up and step down are evaluated as described in Figure 28.9 Step Detection on page 939:

STEP_UP = SENSORDATA; >= SENSORDATA;-1 + EVALCTRL_WINSIZE STEP_DOWN = SENSORDATA; < SENSORDATA;-1 - EVALCTRL_WINSIZE

Figure 28.9. Step Detection

If either a step up or a step down is detected, the SCANRES bit for the active channel will be set. In addition, the STEPDIR bit for the channel will be updated to indicate if a step up or a step down was detected. STEPDIR = 1 indicates a step up. In this mode, previous sensor data is stored in CHx_EVAL_COMPTHRES.

28.3.7 Decoder

Many applications, such as quadrature decoding, require some sort of processing of the sensor readings. In quadrature decoding, the sensors repeatedly pass through a set of states which correspond to the position of the sensors. This sequence, and many other decoding schemes, can be described as a finite state machine. To support this type of decoding without CPU intervention, the LESENSE module includes a highly configurable decoder capable of decoding input from up to four sensors. The decoder is implemented as a programmable state machine with up to 32 states. When doing a sensor scan, the results from the sensors are placed in the decoder input register, SENSORSTATE, if DECODE in CHx_INTERACT is set. The resulting position after a scan is illustrated in Figure 28.10 Sensor Scan and Decode Sequence on page 940, where the bottom blocks show how the SENSORSTATE register is filled. If step detection is enabled, the step direction is placed in SENSORSTATE in the position after the sensor result. When the scan sequence is complete, the decoder evaluates the state of the sensors chosen for decoding, as depicted in Figure 28.10 Sensor Scan and Decode Sequence on page 940.




Figure 28.10. Sensor Scan and Decode Sequence

Upon a state transition, LESENSE can generate a pulse on one or more of the decoder PRS channels. Which PRS channel to generate a pulse on is configured in the PRSACT bit field. If PRSCNT in DECCTRL is set, count signals will be generated on decoder PRS channels 0 and 1 according to the PRSACT configuration. In this mode, channel 0 will pulse each time a count event occurs, while channel 1 indicates the count direction (1 being up and 0 being down). The count direction will be kept at its previous state in between count events. The EFR32 pulse counter may be used to keep track of events based on these PRS outputs.

If SETIF is set, the DECODER interrupt flag will be set when the transition occurs. If INTMAP in DECCTRL and SETIF is set, a transition from state x or x+16 will set the CHx interrupt flag in addition to the DECODER flag.

Setting CHAIN in STx_TCONFA enables the decoder to evaluate more than two possible transitions for each state. If none of the transitions defined in STx_TCONFA or STx_TCONFB match, the decoder will jump to the next descriptor pair and evaluate the transitions defined there. The decoder uses two LFACLK_{LESENSE} cycles for each descriptor pair to be evaluated. If ERRCHK in CTRL is set, the decoder will check that the sensor state has not changed if none of the defined transitions match. The DECERR interrupt flag will be set if none of the transitions match and the sensor state has changed. Figure 28.11 Decoder State Transition Evaluation on page 941 illustrates state transitions. The "Generate PRS signals and set interrupt flag" blocks will perform actions according to the configuration in STx TCONFA and STx TCONFB.

Note: If only one transition from a state is used, STx_TCONFA and STx_TCONFB should be configured equally.




Figure 28.11. Decoder State Transition Evaluation

The DECODER has a PRS output named DECCMP. This output can be used to indicate which state, or subset of states, the decoder is currently in. This PRS output is enabled by setting DECCMPEN in PRSCTRL, and configured through DECCMPMASK and DECCMPV-AL in PRSCTRL. The value of this PRS output is given by Figure 28.12 DECCMP PRS Output on page 942,

PRS DECCMP = (DECSTATE & ~DECCMPMASK) == (DECCMPVAL & ~DECCMPMASK)

Figure 28.12. DECCMP PRS Output

To prevent unnecessary interrupt requests or PRS outputs when the decoder toggles back and forth between two states, a hysteresis option is available. The hysteresis function is triggered if a type A transition is preceded by a type B transition, and vice versa. A type A transition is defined in STx_TCONFA, and a type B transition is defined in STx_TCONFB. When descriptor chaining is used, a jump to another descriptor will cancel out the hysteresis effect. Figure 28.13 Decoder Hysteresis on page 942 illustrates how the hysteresis triggers upon state transitions.




Figure 28.13. Decoder Hysteresis

- When HYSTPRSx is set, PRS signal x is suppressed when the hysteresis triggers.
- · When HYSTIRQ is set, interrupt requests are suppressed when the hysteresis triggers.

Note: The decoder error interrupt flag, DECERR, is not affected by the hysteresis.

28.3.8 Measurement Results

Part of the LESENSE RAM is treated as a circular buffer for storage of up to 16 sensor measurements results. Each time LESENSE writes data to the result buffer, the result write pointer (PTR_WR) is incremented. Each time a new result is read through the BUFDATA register, the result read pointer (PTR_RD) is incremented. The read pointer will not be incremented if there is no valid, unread data in the result buffer. By default LESENSE will not write additional data to a full result buffer until the data is read by software or DMA. Setting BUFOW in CTRL enables LESENSE to write to the result buffer even if it is full. In this mode, the result read pointer will follow the write pointer if the buffer is full. The result of this is that data read from the result read register (BUFDATA) will be the oldest unread result. The location pointers are available in PTR.

The result buffer has three flags in the STATUS register: BUFDATAV, BUFHALFFULL, and BUFFULL. The flags indicate when new data is available, when the buffer is half full, and when it is full, respectively.

The result buffer also has three interrupt flags in the IR register: BUFDATAV, BUFLEVEL, and BUFOF. BUFDATAV is set when data is available in the buffer. BUFLEVEL is set when the buffer is either full or half-full, depending on the configuration of BUFIDL in CTRL. BUFOF is set if the result buffer overflows.

During a scan, the state of each sensor is stored in SCANRES. If a sensor triggers, a 1 is stored in SCANRES, else a 0 is stored in SCANRES. Whether or not a sensor is said to be triggered depends of the configuration for the given channel. See 28.3.6 Sensor Evaluation for details. If STRSAMPLE in CHx_EVAL is set, the sensor data for each channel will be stored in the LESENSE result buffer. If STRSCANRES in CTRL is set, the result vector, SCANRES, will also be stored in the result buffer. This will be stored after each scan and will be interleaved with the counter values. The contents of the result buffer can be read from BUFDATA or from BUF[x]_DATA. When reading from BUF[x]_DATA, neither the result read pointer or the status flags BUFDATAV, BUFHALFFULL, or BUFFULL will be updated. When reading through the BUFDATA register, the oldest unread result will be read.




Figure 28.14. Circular Result Buffer

Figure 28.14 Circular Result Buffer on page 943 illustrates how the result buffer would be filled when channels 3,5, and 9 are enabled and have STRSAMPLE in CHx_EVAL set, in addition to STRSCANRES in CTRL. The measurement result from the three channels will be sequentially written during the scan, while SCANRES is written to the result buffer upon scan completion.

28.3.9 VDAC Interface

LESENSE is able to drive the VDAC for generation of accurate reference voltages. This is enabled by setting DACCHxEN in PERCTRL. The refresh rate of the VDAC channels can be configured in DACCONVTRIG in PERCTRL. If DACCONVTRIG is set to CHANNELSTART, the VDAC channels are refreshed prior to each sensor measurement, as depicted in Figure 28.4 Timing Diagram, AUXHFRCO Based Timing on page 934. If DACCONVTRIG is set to SCANSTART, the VDAC channels are refreshed prior to each scan. The conversion data is either taken from the data registers in the EFR32 VDAC interface (VDAC0_CH0DATA and VDAC0_CH1DATA) or from the THRES bitfield in the CHx_INTERACT register for the active LESENSE channel. VDAC data used is configured in DACCHxDATA in PERCTRL.

Bias configuration, calibration and reference selection is done in the EFR32 VDAC module and LESENSE will not override these configurations.

LESENSE has the possibility to control switches that connect the VDAC alternate outputs. This allows LESENSE to excite sensors with output from the VDAC channels, this is done by setting CHx_INTERACT_EXMODE to DACOUT. The LESENSE channels can also be connected to the VDAC output when the given channel is idle, this is done by setting IDLECONF_CHx to DAC.

Note: Only LESENSE channels 4, 5, 7, 10, 12, 13 have the possibility to excite using the VDAC alternate outputs, or connect to the VDAC alternate outputs during the idle phase.

The VDAC may be chosen as reference to the analog comparators for accurate reference generation. If the VDAC is configured in continuous mode this does not require any external components. If sample/off mode is used, an external capacitor is needed to maintain the voltage between samples. To configure the VDAC to use this external capacitor, connect the capacitor to the VDAC pin for the given channel and set SHORT in VDAC_OPAx_OUT.

Note: The VDAC mode should not be altered while DACACTIVE in STATUS is set

28.3.10 ACMP Interface

The analog comparators (ACMPs) are used to measure the sensors, and have to be configured according to the application in order for LESENSE to work properly. Depending on the configuration in the ACMP0MODE and ACMP1MODE bit-fields in PERCTRL, LESENSE will take control of the positive input mux and the voltage dividers (DIVVA, DIVVB) for ACMP0 and ACMP1. The remaining configuration of the analog comparators is done in the ACMP register interface.

If ACMPxMODE in PERCTRL is set to MUX, LESENSE will take control of the positive input mux of the ACMP, through the external override interface, described in the ACMP chapter (see 25.3.12 External Override Interface). The offset given by LESENSE, EXT_OFFSET, depends on whether one or two ACMPs are controlled by LESENSE. If only one ACMP is used, EXT_OFFSET will have the same value as the active channel. If both ACMP0 and ACMP1 are used, LESENSE channel 0-7 will use ACMP0 with EXT_OFFSET_0-7, and LESENSE channel 8-15 will use ACMP1 with EXT_OFFSET_0-7.

If ACMPxMODE in PERCTRL is set to MUXTHRES, LESENSE will also take control of the voltage dividers in the ACMP, DIVVA and DIVVB. The thresholds used are individual to each channel and is configured using the 6 LSBs of CHx_INTERACT_THRES. By default, ACMP_HYSTERESISO_DIVVX and ACMP_HYSTERESIS1_DIVVX will be given the same value, the 6 LSBs of CHx_INTERACT_THRES. To allow different values for ACMP_HYSTERESISO_DIVVX and ACMP_HYSTERESIS1_DIVVX, ACMPxHYSTEN in PERCTRL needs to be set. This allows the hysteresis feature in the ACMP to be utilized. ACMP_HYSTERESISO_DIVVX will get the value programmed in CHx_INTERACT_THRES[5:0], while ACMP_HYSTERESIS1_DIVVX will get the value programmed in CHx_INTERACT_THRES[11:6].

28.3.11 ACMP and VDAC Duty Cycling

By default, the analog comparators and the VDAC are shut down between LESENSE scans to save energy. If this is not desired, WAR-MUPMODE in PERCTRL can be configured to prevent them from being shut down.

Both the VDAC and analog comparators rely on a bias module for correct operation. This bias module has a low power mode which consumes less energy at the cost of reduced accuracy. BIASMODE in BIASCTRL configures how the bias module is controlled by LESENSE. When set to DUTYCYCLE, LESENSE will set the bias module in high accuracy mode whenever LESENSE is active, and keep it in the low power mode otherwise. When BIASMODE is set to HIGHACC, the high accuracy mode is always selected. When set to DONTTOUCH, LESENSE will not control the bias module.

28.3.12 ADC Interface

The LESENSE module can be configured to trigger conversions on ADC0 and use data from ADC0 to evaluate sensor status. In order to do this, the scan mode of the ADC has to be configured. When the sample delay configured in CHx_TIMING_SAMPLEDLY has expired, LESENSE will initiate an ADC sample. The active LESENSE channel determines which ADC0 channel to be sampled, where LESENSE channel X corresponds to ADC0 scan channel X.

28.3.13 DMA Requests

LESENSE issues a DMA request when the result buffer is either full or half full, depending on the configuration of BUFIDL in CTRL. The request is cleared when the buffer level drops below the threshold defined in BUFIDL. A single DMA request is also set whenever there is unread data in the buffer. DMAWU in CTRL configures at which buffer level LESENSE should wake-up the DMA when in EM2.

Note: The DMA controller should always fetch data from the BUFDATA register.

28.3.14 PRS Output

LESENSE is an asynchronous PRS producer and has twenty PRS outputs. The decoder has four outputs and in addition, all bits in the SCANRES register are available as PRS outputs. For further information on the decoder PRS output, refer to 28.3.7 Decoder.

28.3.15 RAM

LESENSE includes a RAM block used for storage of configuration and results. Registers mapped to the RAM include: STx_TCONFA, STx_TCONFB, BUFx_DATA, BUFDATA, CHx_TIMING, CHx_INTERACT, and CHx_EVAL. These registers have unknown value out of reset and have to be initialized before use.

Note: Read-modify-write operations on uninitialized RAM register produces undefined values.

28.3.16 Application Examples

28.3.16.1 Capacitive Sense

Figure 28.15 Capacitive Sense Setup on page 946 illustrates how the EFR32 can be configured to monitor four capacitive buttons.




Figure 28.15. Capacitive Sense Setup


The following steps show how to configure LESENSE to scan through the four buttons 100 times per second, issuing an interrupt if one of them is pressed.

- 1. Assuming LFACLK_{LESENSE} is 32 kHz, set PCPRESC to 3 and PCTOP to 39 in CTRL. This will set the LESENSE scan frequency to 100 Hz.
- 2. Enable channels 0 through 3 in CHEN and set IDLECONF for these channels to DISABLED. In capacitive sense mode, the GPIO should always be disabled (i.e., analog input).
- 3. Configure the ACMP to operate in CAPSENSE mode (refer to the ACMP chapter for more details).
- 4. Configure the following bit fields in CHx_CONF, for channels 0 through 3:
 - a. Set EXTIME to 0. No excitation is needed in this mode.
 - b. Set SAMPLE to ACMPCOUNT and COMP to LESS. This makes LESENSE interpret a sensor as active if the frequency on a channel drops below the threshold (i.e., the button is pressed).
 - c. Set SAMPLEDLY to an appropriate value each sensor will be measured for SAMPLEDLY/F_{LFACLK_LESENSE} seconds. MEAS-UREDLY should be set to 0
- 5. Set CTRTHRESHOLD to an appropriate value. An interrupt will be issued if the counter value for a sensor is below this threshold after the measurement phase.
- 6. Enable interrupts on channels 0 through 3.
- 7. Start scan sequence by writing a 1 to START in CMD.

In a capacitive sense application, it might be required to calibrate the threshold values on a periodic basis, for example to compensate for humidity and other physical variations. LESENSE is able to store up to 16 counter values from a configurable number of channels, making it possible to collect sample data while in EM2. When calibration is to be performed, the CPU only has to be woken up for a short period of time as the data to be processed already lies in the result registers. To enable storing of the count value for a channel, set STRSAMPLE in the CHx_INTERACT register.

28.3.16.2 LC Sensor

Figure 28.16 LC Sensor Setup on page 947 below illustrates how the EFR32 can be set up to monitor four LC sensors.






Figure 28.16. LC Sensor Setup

LESENSE can be used to excite and measure the damping factor in LC sensor oscillations. To measure the damping factor, the ACMP can be used to generate a high output each time the sensor voltage exceeds a certain level. These pulses are counted using an asynchronous counter and compared with the threshold in COMPTHRES in the CHx_EVAL register. If the number of pulses exceeds the threshold level, the sensor is said to be active, otherwise it is inactive. Figure 28.17 LC Sensor Oscillations on page 947 illustrates how the output pulses from the ACMP correspond to damping of the oscillations. The results from sensor evaluation can automatically be fed into the decoder in order to keep track of rotations.




Figure 28.17. LC Sensor Oscillations

The following steps show how to configure LESENSE to scan through the four LC sensors 100 times per second.

- 1. Assuming LFACLK_{LESENSE} is 32kHz, set PCPRESC to 3 and PCTOP to 39 in CTRL. This will set the LESENSE scan frequency to 100Hz
- 2. Enable the VDAC and configure it to produce a voltage of Vdd/2.

- 3. Enable channels 0 through 3 in CHEN. Set IDLECONF for the active channels to DACOUT. The channel pins should be connected to the VDAC output (effectively shorting the LC sensor) in the idle phase to damp the oscillations.
- 4. Configure the ACMP to use scaled Vdd as negative input, refer to ACMP chapter for details.
- 5. Enable and configure PCNT and asynchronous PRS.
- 6. Configure the GPIOs used as PUSHPULL.
- 7. Configure the following bit fields in CHx CONF, for channels 0 through 3:
 - a. Set EXCLK to AUXHFRCO. AUXHFRCO is needed to achieve short excitation time.
 - b. Set EXTIME to an appropriate value. Excitation will last for EXTIME/F_{AUXHFRCO} seconds.
 - c. Set EXMODE to HIGH. The LC sensors are excited by pulling the excitation pin high.
 - d. Set SAMPLE to ACMPCOUNT and COMP to LESS. Status of each sensor is evaluated based on the number of pulses generated by the ACMP. If they are less than the threshold value, the sensor is said to be active.
 - e. Set SAMPLEDLY to an appropriate value, each sensor will be measured for SAMPLEDLY/F_{LFACLK} LESENSE seconds.
- 8. Set CTRTHRESHOLD to an appropriate value. If the sensor is active, the counter value after the measurement phase should be less than the threshold. If it is inactive, the counter value should be greater than the threshold.
- 9. Start scan sequence by writing a 1 to START in CMD.

Note: Exciting the LC sensor by pulling the excitation pin high allows the ESD protection in the pads to clamp any voltage swings below the ground voltage, giving a consistent starting point for the oscillations.

28.3.16.3 LESENSE Decoder 1

The example below illustrates how the LESENSE module can be used for decoding using three sensors.




Figure 28.18. FSM Example 1

Figure 28.18 FSM Example 1 on page 949, configure the following LESENSE registers:

- 1. Configure the channels to be used, be sure to set DECODE in CHx_EVAL.
- 2. Set PRSCNT to enable generation of count waveforms on PRS. Also configure a PCNT to listen to the PRS channels and count accordingly.
- 3. Configure the following in STx_TCONFA and STx_TCONFB:
 - a. Set MASK = 0b1000 in STx_TCONFA and STx_TCONFB for all used states. This enables three sensors to be evaluated by the decoder.
 - b. Configure the remaining bit fields in STx_TCONFA and STx_TCONFB as described in Table 28.3 LESENSE Decoder Configuration for FSM Example 1 on page 949.
- 4. To initialize the decoder, run one scan, and read the present sensor status from SENSORSTATE. Then write the index of this state to DECSTATE.
- 5. Write to START in CMD to start scanning of sensors and decoding.

Table 28.3. LESENSE Decoder Configuration for FSM Example 1

Register	TCONFA_ NEXTSTATE	TCONFA_COMP	TCONFA_ PRSACT	TCONFB_ NEXTSTATE	TCONFB_COMP	TCONFB_ PRSACT
ST0	1	0b001	UP	7	0b100	DOWN
ST1	2	0b011	UP	0	0b000	DOWN
ST2	3	0b010	UP	1	0b001	DOWN
ST3	4	0b110	UP	2	0b011	DOWN
ST4	5	0b111	UP	3	0b010	DOWN
ST5	6	0b101	UP	4	0b110	DOWN
ST6	7	0b100	UP	5	0b111	DOWN
ST7	0	0b000	UP	6	0b101	DOWN

28.3.16.4 LESENSE Decoder 2

The example below illustrates how the LESENSE decoder can be used to implement the state machine seen in Figure 28.19 FSM Example 2 on page 950.




Figure 28.19. FSM Example 2

- 1. Configure STx_TCONFA and STx_TCONFB as described in Table 28.4 LESENSE Decoder Configuration for FSM Example 2 on page 950.
- 2. To initialize the decoder, run one scan, and read the present sensor status from SENSORSTATE. Then write the index of this state to DECSTATE.
- 3. Write to START in CMD to start scanning of sensors and decoding.

Table 28.4. LESENSE Decoder Configuration for FSM Example 2

Register	NEXTSTATE	СОМР	MASK	CHAIN
ST0_TCONFA	8	0b1000	0b0111	1
ST0_TCONFB	2	0b0001	0b1000	-
ST1_TCONFA	6	0b0010	0b1000	0
ST1_TCONFB	6	0b0010	0b1000	-
ST2_TCONFA	8	0b1000	0b0111	1
ST2_TCONFB	4	0b0011	0b1000	-
ST3_TCONFA	0	0b0000	0b1000	0
ST3_TCONFB	0	0b0000	0b1000	-
ST4_TCONFA	8	0b1000	0b0111	1
ST4_TCONFB	6	0b0010	0b1000	-
ST5_TCONFA	2	0b0001	0b1000	0
ST5_TCONFB	2	0b0001	0b1000	-
ST6_TCONFA	8	0b1000	0b0111	1
ST6_TCONFB	0	0b0000	0b1000	-
ST7_TCONFA	4	0b0011	0b1000	0
ST7_TCONFB	4	0b0011	0b1000	-

28.4 Register Map

The offset register address is relative to the registers base address.

Offset	Name	Туре	Description
0x000	LESENSE_CTRL	RW	Control Register
0x004	LESENSE_TIMCTRL	RW	Timing Control Register
0x008	LESENSE_PERCTRL	RW	Peripheral Control Register
0x00C	LESENSE_DECCTRL	RW	Decoder Control Register
0x010	LESENSE_BIASCTRL	RW	Bias Control Register
0x014	LESENSE_EVALCTRL	RW	LESENSE Evaluation Control
0x018	LESENSE_PRSCTRL	RW	PRS Control Register
0x01C	LESENSE_CMD	W1	Command Register
0x020	LESENSE_CHEN	RW	Channel Enable Register
0x024	LESENSE_SCANRES	RWH	Scan Result Register
0x028	LESENSE_STATUS	R	Status Register
0x02C	LESENSE_PTR	R	Result Buffer Pointers
0x030	LESENSE_BUFDATA	R(a)	Result Buffer Data Register
0x034	LESENSE_CURCH	R	Current Channel Index
0x038	LESENSE_DECSTATE	RWH	Current Decoder State
0x03C	LESENSE_SENSORSTATE	RWH	Decoder Input Register
0x040	LESENSE_IDLECONF	RW	GPIO Idle Phase Configuration
0x044	LESENSE_ALTEXCONF	RW	Alternative Excite Pin Configuration
0x050	LESENSE_IF	R	Interrupt Flag Register
0x054	LESENSE_IFS	W1	Interrupt Flag Set Register
0x058	LESENSE_IFC	(R)W1	Interrupt Flag Clear Register
0x05C	LESENSE_IEN	RW	Interrupt Enable Register
0x060	LESENSE_SYNCBUSY	R	Synchronization Busy Register
0x064	LESENSE_ROUTEPEN	RW	I/O Routing Register
0x100	LESENSE_ST0_TCONFA	RW	State Transition Configuration a
0x104	LESENSE_ST0_TCONFB	RW	State Transition Configuration B
	LESENSE_STx_TCONFA	RW	State Transition Configuration a
	LESENSE_STx_TCONFB	RW	State Transition Configuration B
0x1F8	LESENSE_ST31_TCONFA	RW	State Transition Configuration a
0x1FC	LESENSE_ST31_TCONFB	RW	State Transition Configuration B
0x200	LESENSE_BUF0_DATA	RWH	Scan Results
	LESENSE_BUFx_DATA	RWH	Scan Results
0x23C	LESENSE_BUF15_DATA	RWH	Scan Results
0x240	LESENSE_CH0_TIMING	RW	Scan Configuration
0x244	LESENSE_CH0_INTERACT	RW	Scan Configuration

Offset	Name	Туре	Description
0x248	LESENSE_CH0_EVAL	RWH	Scan Configuration
	LESENSE_CHx_TIMING	RW	Scan Configuration
	LESENSE_CHx_INTERACT	RW	Scan Configuration
	LESENSE_CHx_EVAL	RWH	Scan Configuration
0x330	LESENSE_CH15_TIMING	RW	Scan Configuration
0x334	LESENSE_CH15_INTERACT	RW	Scan Configuration
0x338	LESENSE_CH15_EVAL	RWH	Scan Configuration

28.5 Register Description

28.5.1 LESENSE_CTRL - Control Register (Async Reg)

Offset															Ві	t Po	siti	on													
0x000	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	=	10	6	∞	7	9	5	4	. ო	2	- 0
Reset		•	•	•	•	•	•	•	•	0	2	OX O	0		0	0			0		0		•	5	OX O			•	0x0	•	0x0
Access										RW	2	<u>}</u>	S.		₩ W	₩ M			S. N.		RW			غ م	<u> </u>				S.		A.
Name										DEBUGRUN		OWA	BUFIDL		STRSCANRES	BUFOW			DUALSAMPLE		ALTEXMAP								PRSSEL		SCANMODE

Bit	Name	Reset	Access	Description
31:23	Reserved	To ensure co tions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
22	DEBUGRUN	0	RW	Debug Mode Run Enable
	Set to keep LESEN	SE running in de	bug mode.	
	Value			Description
	0			LESENSE can not start new scans in debug mode
	1			LESENSE can start new scans in debug mode
21:20	DMAWU	0x0	RW	DMA Wake-up From EM2
	Set buffer threshold	I for waking up th	e DMA cont	roller when the system is in EM2
	Value	Mode		Description
	0	DISABLE		No DMA wake-up from EM2
	1	BUFDATAV		DMA wake-up from EM2 when data is valid in the result buffer
	2	BUFLEVEL		DMA wake-up from EM2 when the result buffer is full/half-full depending on BUFIDL configuration
19	BUFIDL	0	RW	Result Buffer Interrupt and DMA Trigger Level
	Set buffer threshold	I for DMA reques	ts and interr	rupt generation
	Value	Mode		Description
	0	HALFFULL		DMA and interrupt flags set when result buffer is half-full
	1	FULL		DMA and interrupt flags set when result buffer is full
18	Reserved	To ensure co	mpatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
17	STRSCANRES	0	RW	Enable Storing of SCANRES
	When set, SCANRE	ES will be stored	in the result	buffer after each scan

Bit Name Reset Access Description	D:4	Nama	Doort	A	Description
If set, LESENSE will always write to the result buffer, even if it is full 15:14 Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions DUALSAMPLE 0 RW Enable Dual Sample Mode When set, both ACMPs will be sampled simultaneously. Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions ALTEXMAP 0 RW Alternative Excitation Map This bit is used to configure which pins alternate excitation is mapped to. Value Mode Description 0 ALTEX Alternative excitation is mapped to the LES_ALTEX pins. 1 CH Alternative excitation is mapped to the pin of LESENSE channel (X+8 mod 16), X being the active channel. 10:9 Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions 8:7 SCANCONF 0x0 RW Select Scan Configuration These bits control which CHx_CONF registers to be used. Value Mode Description 0 DIRMAP The channel configuration register registers used are directly mapped to the channel number. 1 INVMAP The channel configuration register registers used are directly mapped to the channel number. 2 TOGGLE The channel configuration register registers used are CHx_16_CONF for channels 0-7 and CHx_26_CONF for channels 8-15. Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions 3 DECDEF The decoder state defines the CONF registers to be used. 6 Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions 5-2 PRSSEL 0x0 RW Scan Start PRS Select Select PRS source for scan start if SCANMODE is set to PRS. Value Mode Description 0 PRSCH0 PRS Channel 1 selected as input 1 PRSCH1 PRSCH1 PRS Channel 2 selected as input 4 PRSCH4 PRSCH2 PRS Channel 3 selected as input 5 PRSCH3 PRSCH6 PRS Channel 6 selected as input					
15:14 Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions DUALSAMPLE 0 RW Enable Dual Sample Mode When set, both ACMP's will be sampled simultaneously. Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions ALTEXMAP 0 RW Alternative Excitation Map This bit is used to configure which pins alternate excitation is mapped to. Value Mode Description 0 ALTEX Alternative excitation is mapped to the LES_ALTEX pins. 1 CH Alternative excitation is mapped to the pin of LESENSE channel (X+8 mod 16), X being the active channel. 10.9 Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions 8:7 SCANCONF 0x0 RW Select Scan Configuration These bits control which CHx_CONF registers to be used. Value Mode Description 1 INVMAP The channel configuration register registers used are directly mapped to the channel number. 1 INVMAP The channel configuration register registers used are CHx_x_CONF for channels 8-15. 2 TOGGLE The channel configuration register registers used are CHx_x_CONF for channels 0-7 and CHx_CONF and CHx_CONF for channels 8-15. Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions 5:2 PRSSEL 0x0 RW Scan Start PRS Select Select PRS source for scan start if SCANMODE is set to PRS. Value Mode Description 0 PRSCH0 PRS Channel 1 selected as input 1 PRSCH1 PRS Channel 2 selected as input 2 PRSCH2 PRSCH4 PRS Channel 3 selected as input 4 PRSCH4 PRS Channel 5 selected as input 5 PRSCH6 PRS Channel 5 selected as input 5 PRSCH6 PRS Channel 6 selected as input	16				
BUALSAMPLE 0 RW Enable Dual Sample Mode					
When set, both ACMPs will be sampled simultaneously. Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions	15:14	Reserved		npatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions	13	DUALSAMPLE	0	RW	Enable Dual Sample Mode
11 ALTEXMAP 0 RW Alternative Excitation Map This bit is used to configure which pins alternate excitation is mapped to. Value Mode Description 0 ALTEX Alternative excitation is mapped to the LES_ALTEX pins. 1 CH Alternative excitation is mapped to the pin of LESENSE channel (X+8 mod 16), X being the active channel. 10:9 Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions 8:7 SCANCONF 0x0 RW Select Scan Configuration These bits control which CHx_CONF registers to be used. 10:9 Mode Description 1 INVMAP The channel configuration register register sused are directly mapped to the channel number. 1 INVMAP The channel configuration register registers used are CHx_+8_CONF for channels 0-7 and CH _{x_0_C} CONF for channels 8-15. 2 TOGGLE The channel configuration register registers used toggles between CH _{x_C} CONF and CH _{x_0_C} CONF for channels x triggers 3 DECDEF The decoder state defines the CONF registers to be used. 6 Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions 5:2 PRSSEL 0x0 RW Scan Start PRS Select Select PRS source for scan start if SCANMODE is set to PRS. Value Mode Description 0 PRSCH1 PRS Channel 1 selected as input 1 PRSCH1 PRS Channel 1 selected as input 4 PRSCH4 PRS Channel 2 selected as input 5 PRSCH3 PRS Channel 3 selected as input 5 PRSCH4 PRS Channel 5 selected as input 5 PRSCH5 PRS Channel 5 selected as input 5 PRSCH6 PRS Channel 5 selected as input		When set, both ACMF	es will be sample	ed simultar	neously.
This bit is used to configure which pins alternate excitation is mapped to. Value Mode Description	12	Reserved		npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
Value Mode Description	11	ALTEXMAP	0	RW	Alternative Excitation Map
O ALTEX Alternative excitation is mapped to the LES_ALTEX pins.		This bit is used to con	figure which pin	s alternate	excitation is mapped to.
1 CH Alternative excitation is mapped to the pin of LESENSE channel (X+8 mod 16), X being the active channel. 10.9 Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions 8:7 SCANCONF 0x0 RW Select Scan Configuration These bits control which CHx_CONF registers to be used. Value Mode Description 0 DIRMAP The channel configuration register registers used are directly mapped to the channel number. 1 INVMAP The channel configuration register registers used are CHx+8_CONF for channels 0.7 and CHy,4_CONF or channels 8-15. 2 TOGGLE The channel configuration register registers used toggles between CHx_CONF and CHy,4_CONF when channel x triggers 3 DECDEF The decoder state defines the CONF registers to be used. 6 Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions 5:2 PRSSEL 0x0 RW Scan Start PRS Select Select PRS source for scan start if SCANMODE is set to PRS. Value Mode Description 0 PRSCH0 PRS Channel 0 selected as input 1 PRSCH1 PRS Channel 1 selected as input 2 PRSCH2 PRSCH2 PRS Channel 2 selected as input 3 PRSCH3 PRSCH4 PRS Channel 3 selected as input 5 PRSCH4 PRSCH1 PRS Channel 5 selected as input 5 PRSCH5 PRSCH5 PRS Channel 6 selected as input 5 PRSCH5 PRSCH6 PRS Channel 6 selected as input		Value	Mode		Description
To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions		0	ALTEX		Alternative excitation is mapped to the LES_ALTEX pins.
8:7 SCANCONF 0x0 RW Select Scan Configuration These bits control which CHx_CONF registers to be used. Value		1	СН		
These bits control which CHx_CONF registers to be used. Value Mode Description 0 DIRMAP The channel configuration register registers used are directly mapped to the channel number. 1 INVMAP The channel configuration register registers used are CHx+8_CONF for channels 0-17 and CHx+8_CONF for channels 8-15. 2 TOGGLE The channel configuration register registers used toggles between CHx_CONF and CHx+8_CONF when channel x triggers 3 DECDEF The decoder state defines the CONF registers to be used. 6 Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions 5:2 PRSSEL 0x0 RW Scan Start PRS Select Select PRS source for scan start if SCANMODE is set to PRS. Value Mode Description 0 PRSCH0 PRS Channel 0 selected as input 1 PRSCH1 PRS Channel 1 selected as input 2 PRSCH2 PRS Channel 3 selected as input 4 PRSCH4 PRS Channel 3 selected as input 5 PRSCH4 PRS Channel 4 selected as input 5 PRSCH5 PRS Channel 5 selected as input 6 PRSCH6 PRS Channel 5 selected as input	10:9	Reserved		npatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
Value Mode Description 0 DIRMAP The channel configuration register registers used are directly mapped to the channel number. 1 INVMAP The channel configuration register registers used are CH _{X+8} _CONF for channels 8-15. 2 TOGGLE The channel configuration register registers used toggles between CH _X _CONF and CH _{X+8} _CONF when channel x triggers 3 DECDEF The decoder state defines the CONF registers to be used. 6 Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions 5:2 PRSSEL 0x0 RW Scan Start PRS Select Select PRS source for scan start if SCANMODE is set to PRS. Value Mode Description 0 PRSCH0 PRS Channel 0 selected as input 1 PRSCH1 PRS Channel 1 selected as input 2 PRSCH2 PRS Channel 2 selected as input 3 PRSCH3 PRS Channel 3 selected as input 4 PRSCH4 PRS Channel 4 selected as input 5 PRSCH5 PRS Channel 5 selected as input	8:7	SCANCONF	0x0	RW	Select Scan Configuration
DIRMAP The channel configuration register registers used are directly mapped to the channel number.		These bits control whi	ch CHx_CONF	registers to	b be used.
to the channel number. 1 INVMAP The channel configuration register registers used are CH _{X+8} _CONF for channels 0-7 and CH _{X-8} _CONF for channels 8-15. 2 TOGGLE The channel configuration register registers used toggles between CH _X _CONF and CH _{X+8} _CONF when channel x triggers 3 DECDEF The decoder state defines the CONF registers to be used. 6 Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions 5:2 PRSSEL 0x0 RW Scan Start PRS Select Select PRS source for scan start if SCANMODE is set to PRS. Value Mode Description 0 PRSCH0 PRS Channel 0 selected as input 1 PRSCH1 PRS Channel 1 selected as input 2 PRSCH2 PRS Channel 2 selected as input 3 PRSCH3 PRS Channel 3 selected as input 4 PRSCH4 PRS Channel 4 selected as input 5 PRSCH4 PRS Channel 4 selected as input 5 PRSCH5 PRS Channel 5 selected as input 6 PRSCH6 PRS Channel 6 selected as input		Value	Mode		Description
channels 0-7 and CH _{X-8_C} CONF for channels 8-15. 2 TOGGLE The channel configuration register registers used toggles between CH _{X_C} CONF and CH _{X+8_C} CONF when channel x triggers 3 DECDEF The decoder state defines the CONF registers to be used. 6 Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions 5:2 PRSSEL 0x0 RW Scan Start PRS Select Select PRS source for scan start if SCANMODE is set to PRS. Value Mode Description 0 PRSCH0 PRS Channel 0 selected as input 1 PRSCH1 PRS Channel 1 selected as input 2 PRSCH2 PRS Channel 2 selected as input 3 PRSCH3 PRS Channel 3 selected as input 4 PRSCH4 PRS Channel 4 selected as input 5 PRSCH5 PRS Channel 5 selected as input 5 PRSCH6 PRS Channel 6 selected as input		0	DIRMAP		
CH _X _CONF and CH _{X+8} _CONF when channel x triggers 3 DECDEF The decoder state defines the CONF registers to be used. 6 Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions 5:2 PRSSEL 0x0 RW Scan Start PRS Select Select PRS source for scan start if SCANMODE is set to PRS. Value Mode Description 0 PRSCH0 PRS Channel 0 selected as input 1 PRSCH1 PRS Channel 1 selected as input 2 PRSCH2 PRS Channel 2 selected as input 3 PRSCH3 PRS Channel 3 selected as input 4 PRSCH4 PRS Channel 4 selected as input 5 PRSCH5 PRS Channel 5 selected as input 6 PRS Channel 5 selected as input PRS Channel 6 selected as input		1	INVMAP		· · · · · · · · · · · · · · · · · · ·
6 Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions 5:2 PRSSEL 0x0 RW Scan Start PRS Select Select PRS source for scan start if SCANMODE is set to PRS. Value Mode Description 0 PRSCH0 PRS Channel 0 selected as input 1 PRSCH1 PRS Channel 1 selected as input 2 PRSCH2 PRS Channel 2 selected as input 3 PRSCH3 PRS Channel 3 selected as input 4 PRSCH4 PRS Channel 4 selected as input 5 PRSCH5 PRS Channel 5 selected as input 6 PRSCH6 PRS Channel 6 selected as input		2	TOGGLE		The channel configuration register registers used toggles between CH_{X} -CONF and CH_{X+8} -CONF when channel x triggers
5:2 PRSSEL 0x0 RW Scan Start PRS Select Select PRS source for scan start if SCANMODE is set to PRS. Value Mode Description 0 PRSCH0 PRS Channel 0 selected as input 1 PRSCH1 PRS Channel 1 selected as input 2 PRSCH2 PRS Channel 2 selected as input 3 PRSCH3 PRS Channel 3 selected as input 4 PRSCH4 PRS Channel 4 selected as input 5 PRSCH5 PRS Channel 5 selected as input 6 PRSCH6 PRS Channel 6 selected as input		3	DECDEF		The decoder state defines the CONF registers to be used.
Select PRS source for scan start if SCANMODE is set to PRS.ValueModeDescription0PRSCH0PRS Channel 0 selected as input1PRSCH1PRS Channel 1 selected as input2PRSCH2PRS Channel 2 selected as input3PRSCH3PRS Channel 3 selected as input4PRSCH4PRS Channel 4 selected as input5PRSCH5PRS Channel 5 selected as input6PRSCH6PRS Channel 6 selected as input	6	Reserved		npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
ValueModeDescription0PRSCH0PRS Channel 0 selected as input1PRSCH1PRS Channel 1 selected as input2PRSCH2PRS Channel 2 selected as input3PRSCH3PRS Channel 3 selected as input4PRSCH4PRS Channel 4 selected as input5PRSCH5PRS Channel 5 selected as input6PRSCH6PRS Channel 6 selected as input	5:2	PRSSEL	0x0	RW	Scan Start PRS Select
PRSCH0 PRS Channel 0 selected as input PRSCH1 PRS Channel 1 selected as input PRSCH2 PRS Channel 2 selected as input PRSCH3 PRS Channel 3 selected as input PRSCH4 PRS Channel 4 selected as input PRSCH4 PRS Channel 5 selected as input PRSCH5 PRS Channel 5 selected as input PRSCH6 PRS Channel 6 selected as input		Select PRS source fo	r scan start if SC	CANMODE	is set to PRS.
PRSCH1 PRS Channel 1 selected as input PRSCH2 PRS Channel 2 selected as input PRSCH3 PRS Channel 3 selected as input PRSCH4 PRS Channel 4 selected as input PRSCH5 PRS Channel 5 selected as input PRSCH6 PRS Channel 6 selected as input		Value	Mode		Description
PRSCH2 PRS Channel 2 selected as input PRSCH3 PRS Channel 3 selected as input PRSCH4 PRS Channel 4 selected as input PRSCH5 PRS Channel 5 selected as input PRSCH6 PRS Channel 6 selected as input		0	PRSCH0		PRS Channel 0 selected as input
PRSCH3 PRS Channel 3 selected as input PRSCH4 PRS Channel 4 selected as input PRSCH5 PRS Channel 5 selected as input PRSCH6 PRS Channel 6 selected as input		1	PRSCH1		PRS Channel 1 selected as input
PRSCH4 PRS Channel 4 selected as input PRSCH5 PRS Channel 5 selected as input PRSCH6 PRS Channel 6 selected as input		2	PRSCH2		PRS Channel 2 selected as input
5 PRSCH5 PRS Channel 5 selected as input 6 PRSCH6 PRS Channel 6 selected as input		3	PRSCH3		PRS Channel 3 selected as input
6 PRSCH6 PRS Channel 6 selected as input		4	PRSCH4		PRS Channel 4 selected as input
<u>-</u>		5	PRSCH5		PRS Channel 5 selected as input
7 PRSCH7 PRS Channel 7 selected as input		6	PRSCH6		PRS Channel 6 selected as input
		7	PRSCH7		PRS Channel 7 selected as input

_		Access	Description
8	PRSCH8		PRS Channel 8 selected as input
9	PRSCH9		PRS Channel 9 selected as input
10	PRSCH10		PRS Channel 10 selected as input
11	PRSCH11		PRS Channel 11 selected as input
SCANMODE	0x0	RW	Configure Scan Mode
These bits control how	w the scan frequ	ency is de	cided
Value	Mode		Description
0	PERIODIC		A new scan is started each time the period counter overflows
1	ONESHOT		A single scan is performed when START in CMD is set
2	PRS		Pulse on PRS channel
	10 11 SCANMODE These bits control how Value 0 1	10 PRSCH10 11 PRSCH11 SCANMODE 0x0 These bits control how the scan frequency value Mode 0 PERIODIC 1 ONESHOT	10 PRSCH10 11 PRSCH11 SCANMODE 0x0 RW These bits control how the scan frequency is decorated by the scan frequency of the scan frequency is decorated by the scan frequency of the scan frequency is decorated by the scan freq

28.5.2 LESENSE_TIMCTRL - Timing Control Register (Async Reg)

28.5.2 LI	=SE	NSE	:_III	MC	IKL	- 11	min	g C	ontrol	· (As	(Async Reg)																			
For more	nfor	mati	ion a	abou	ıt as	ync	hror	nous	regist	ers s	ee 4	.3 A	cces	ss to	Low	/ Er	nerg	у Р	eripl	nera	ls (/	Asy	nchr	ono	us R	Regis	sters	s).		
Offset														Bit	t Pos	sitic	on													
0x004	31	30	29	78	27	26	25	24	23	1 2	20	19	18	17	16	15	4	13	12	7	10	6	∞	7	9	2	4	က	7	- 0
Reset				0					0x0				0000								0x0				0x0				0x0	
Access				₩ M					A. W.						ΑŠ							¥ N				₽				A.W.
Name				AUXSTARTUP					STARTDLY						PCTOP					PCPRESC						LFPRESC				AUXPRESC
Bit	Na	me					Re	set		Ac	ces	s I	Description																	
31:29	Re	serv	⁄ed				To tion		ure co	mpat	ibility	/ wit	h fut	ure	devi	ces,	, alv	vay	s wr	ite b	its t	to 0.	. Мо	re in	forn	natio	n in	1.2	Con	ven-
28	AU	XS1	ΓAR	TUP)		0			R۷	٧	-	AUX	HFF	RCO	Sta	artu	рC	onfi	gur	atio	n								
	Thi	s bi	t car	n be	set	to C	DND	EM	AND to	artup	o of t	the /	AUX	HFF	RCC) wh	nen	high	fre	que	ncy	time	r is	used	b					
	Val	ue					Мо	de				[Desc	cripti	on															
	0						PR	EDE	EMANI)		-	AUXHFRCO is started half a clock cycle before it's needed																	
	1						ON	IDE	MAND			,	AUX	AUXHFRCO is started at the time it is needed										led						

	Value	Mode		Description
	0	PREDEMAI	ND	AUXHFRCO is started half a clock cycle before it's needed
	1	ONDEMAN	D	AUXHFRCO is started at the time it is needed
27:24	Reserved	To ensure o	compatibility	with future devices, always write bits to 0. More information in 1.2 Conven-
23:22	STARTDLY	0x0	RW	Start Delay Configuration
	Delay sensor inte	eraction STARTDE	LAY LFACL	K _{LESENSE} cycles for each channel
21:20	Reserved	To ensure o	compatibility	with future devices, always write bits to 0. More information in 1.2 Conven-
9:12	PCTOP	0x00	RW	Period Counter Top Value
	These bits contai	n the top value for	the period	counter.
11	Reserved	To ensure o	compatibility	with future devices, always write bits to 0. More information in 1.2 Conven-

10:8 PCPRESC 0x0 RW Period Counter Prescaling

This bitfield is used to divide the clock to the period counter

tions

Value	Mode	Description
0	DIV1	The period counter clock frequency is LFACLK _{LESENSE} /1
1	DIV2	The period counter clock frequency is LFACLK _{LESENSE} /2
2	DIV4	The period counter clock frequency is LFACLK _{LESENSE} /4
3	DIV8	The period counter clock frequency is LFACLK _{LESENSE} /8
4	DIV16	The period counter clock frequency is LFACLK _{LESENSE} /16
5	DIV32	The period counter clock frequency is LFACLK _{LESENSE} /32

Bit	Name	Reset A	Access	Description
	6	DIV64		The period counter clock frequency is LFACLK _{LESENSE} /64
	7	DIV128		The period counter clock frequency is LFACLK _{LESENSE} /128
7	Reserved	To ensure compa	atibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
6:4	LFPRESC	0x0 F	RW	Prescaling Factor for Low Frequency Timer
	This bitfield is use	ed to divide the clock to	the low	frequency timer
	Value	Mode		Description
	0	DIV1		Low frequency timer is clocked with LFACLK _{LESENSE} /1
	1	DIV2		Low frequency timer is clocked with LFACLK _{LESENSE} /2
	2	DIV4		Low frequency timer is clocked with LFACLK _{LESENSE} /4
	3	DIV8		Low frequency timer is clocked with LFACLK _{LESENSE} /8
	4	DIV16		Low frequency timer is clocked with LFACLK _{LESENSE} /16
	5	DIV32		Low frequency timer is clocked with LFACLK _{LESENSE} /32
	6	DIV64		Low frequency timer is clocked with LFACLK _{LESENSE} /64
	7	DIV128		Low frequency timer is clocked with LFACLK _{LESENSE} /128
3:2	Reserved	To ensure compa	atibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
1:0	AUXPRESC	0x0 F	RW	Prescaling Factor for High Frequency Timer
	This bitfield is use	ed to divide the clock to	the hig	h frequency timer
	Value	Mode		Description
	0	DIV1		High frequency timer is clocked with AUXHFRCO/1
	1	DIV2		High frequency timer is clocked with AUXHFRCO/2
	2	DIV4		High frequency timer is clocked with AUXHFRCO/4
	3	DIV8		High frequency timer is clocked with AUXHFRCO/8

28.5.3 LESENSE_PERCTRL - Peripheral Control Register (Async Reg)

Offset											Ε	Bit P	ositi	on														
0x008	31	29	27	26	25	24	23	22	21	19	18	16	15	14	13	12	7	10	6	8	7	9	5	4	3	2	_	0
Reset		0x0	0	0	0	0	2	040	0x0			•					•			0		0			0	0	0	0
Access		₩ M	S.	₹	S.	R	<u> </u>	^	Z.											RΜ		% ≷			RW	₩ M	X ≷	Z W
Name		WARMUPMODE	ACMP1HYSTEN	ACMPOHYSTEN	ACMP1INV	ACMPOINV	ACMP1MODE		ACMPOMODE											DACCONVTRIG		DACSTARTUP			DACCH1DATA	DACCHODATA	DACCH1EN	DACCHOEN
Bit	Name				Re	set			Acces	s l	Descri	ptio	n															
31:30	Reserv	/ed			To tion		ure (com	patibilit	y wit	th futur	e de	vices	, alv	vays	writ	te bi	its to	0 0. 1	Mor	e in	forn	natic	n in	1.2	Con	iver	7-
29:28	WARM	IUPMO	DE		0x0)			RW	4	ACMP	and	VDA	C	uty	Сус	le N	l lod	le									
	This bi	nis bitfield is used to configure how th								C ar	nd ACM	1P aı	re du	ty c	ycled	d wh	en l	LES	ENS	SE is	s co	ntro	lling	the	m			
	Value				Мо	de					Descrip	otion																_
	0				NC	RM	AL				The an	alog	com	para	ators	and	J VE	AC	are	shu	ıt dc	own	whe	n Li	ESE	NSE	is	_
	1				KE	EPA	CM	PW	ARM		The an	alog	com	para	ators	are	kep	ot po	ower	ed ı	up w	vher	ı LE	SEN	ISE	is id	le	
	2				KE	EPE	OAC'	WAF	RM	•	The VE	DAC	is ke	pt p	owe	red ι	yb w	vher	ı LE	SEN	NSE	is i	dle					
	3				KE	EPA	CM	PDA	CWAR		The an SENSE			para	ators	and	J VE	AC	are	kep	t pc	wer	ed u	w qu	hen	LE-		_
27	ACMP	1HYSTI	EN		0				RW		ACMP	1 Hy	stere	esis	Ena	able												
	Set to	control	ACM	1P1_	_HY	STE	RES	SIS0	_DIVV	K an	d ACM	P1_l	HYS [.]	TER	RESI	S1_I	DIV	VX :	sepa	rate	ely.							
26	ACMP	0HYSTI	ΕN		0				RW		ACMP	0 Hy	stere	esis	Ena	able												
	Set to	control	ACN	1P0_	_HY	STE	RES	SIS0	_DIVV	K an	d ACM	P0_I	HYS	TER	RESI	S1_l	DIV	VX :	sepa	rate	ely.							
25	ACMP				0				RW		Invert .		log C	om	para	ator	10	utp	ut									
	-	t can be	set	to ii		t the	out	put																				
24	ACMP				0				RW		Invert		log C	om	para	ator	0 O	utp	ut									
22.22	-	t can be		to II			out	put																				
23:22		1MODE ure how		SEN	0x0		role	۸۵۱	RW MD1	4	ACMP ⁻	1 IVIC	oae															
		ure now		SEIV			.1015	ACI	VIF I																			_
	Value				Мо						Descrip																	_
	0					SAB	LE				LESEN									\								
	1				MU		IDE	<u> </u>			LESEN					-									/ D.D		/ -	
	2				IVIC	וואי	HRE	ა 			LESEN of ACM		CONT	UIS T	ne II	iput	mu	x ar	เน เก	e ເກ	nesi	1010	val	ue ('	עטט	'LEV	'CL	<i>)</i> —

Bit	Name	Reset Acc	ess Description
21:20	ACMP0MODE	0x0 RW	ACMP0 Mode
	Configure how LES	ENSE controls ACMP0	
	Value	Mode	Description
	0	DISABLE	LESENSE does not control ACMP0
	1	MUX	LESENSE controls the input mux (POSSEL) of ACMP0
	2	MUXTHRES	LESENSE controls the input mux (POSSEL) and the threshold value (VDDLEVEL) of ACMP0
19:9	Reserved	To ensure compatib	ility with future devices, always write bits to 0. More information in 1.2 Conven-
8	DACCONVTRIG	0 RW	VDAC Conversion Trigger Configuration
	This bit is used to co	onfigure how frequently	a VDAC conversion is triggered
	Value	Mode	Description
	0	CHANNELSTART	VDAC is enabled before every LESENSE channel measurement.
	1	SCANSTART	VDAC is only enabled once per scan.
7	Reserved	To ensure compatib	ility with future devices, always write bits to 0. More information in 1.2 Conven-
6	DACSTARTUP	0 RW	VDAC Startup Configuration
	This bit is used to co	onfigure the duration be	tween the VDAC conversion trigger and the sensor interaction
	Value	Mode	Description
	0	FULLCYCLE	VDAC is started a full LFACLK _{LESENSE} cycle before sensor interaction starts.
	1	HALFCYCLE	VDAC is started half a LFACLK _{LESENSE} cycle before sensor interaction starts.
5:4	Reserved	To ensure compatib	ility with future devices, always write bits to 0. More information in 1.2 Conven-
3	DACCH1DATA	0 RW	VDAC CH1 Data Selection
	This bit decides if th	e data used for VDAC	conversion is taken from the VDAC interface or from LESENSE
	Value	Mode	Description
	0	DACDATA	VDAC data is defined by CH1DATA in the VDAC interface.
	1	THRES	VDAC data is defined by THRES in CHx_INTERACT.
2	DACCH0DATA	0 RW	VDAC CH0 Data Selection
	This bit decides if th	e data used for VDAC	conversion is taken from the VDAC interface or from LESENSE
	Value	Mode	Description
	0	DACDATA	VDAC data is defined by CH0DATA in the VDAC interface.
	1	THRES	VDAC data is defined by THRES in CHx_INTERACT.

Bit	Name	Reset	Access	Description
1	DACCH1EN	0	RW	VDAC CH1 Enable
	Enable LESENSE	control of VDAC	0 CH1	
0	DACCH0EN	0	RW	VDAC CH0 Enable
	Enable LESENSE	control of VDAC	0 CH0	

28.5.4 LESENSE_DECCTRL - Decoder Control Register (Async Reg)

For more	inf	orma	tion	ab	out as	ynchro	nous	s reg	isters s	ee 4	.3	Acce	ss to	o Low E	ner	gy P	eripl	hera	als (A	Asyr	nchr	ono	us R	Regi	sters	s).			
Offset													В	it Posit	ion														
0x00C	2	30	29	6	28	26	24	23	22	20	19	2 &	17	16	4	13	12	7	10	တ	8	7	9	5	4	က	2	_	0
Reset		·	•		0	8			0x0				(000			2	2			0	0	0	0	0	0	0	0	0
Access					×				Z N				ž	 ≩			<u> </u>	 }			S.	₹	₹	₹	\ N	S.	Z ≪	S S	X N
																								-		+			
Name					S ISSO				PRSSEL2				Ĺ	ZKSSEL1			0 130000	(SSEL			INPUT	PRSCNT	HYSTIRQ	HYSTPRS2	HYSTPRS1	HYSTPRS0	INTMAP	ERRCHK	DISABLE
					<u>_</u>	•							Č	<u> </u>				τ			Z	풉	f	f	f	f	Z	曲	□
Bit	1	Name)			R	eset		Ac	ces	s	Des	crip	otion															
31:29	F	Resei	ved				ens ons	ure	compat	ibility	y w	ith fu	ture	device	s, al	way	s wr	ite k	oits t	o 0.	Мо	re in	forn	natio	on ir	1.2	Co.	nvei	7-
28:25	F	PRSS	EL3			0:	κ0		RV	V		LES	EN	SE Dec	ode	r PR	S In	put	3 C	onf	igur	ratio	n						
	5	Selec	t PR	S i	input fo	or bit 3	of th	e LE	SENS	E de	cod	der																	
	_	/alue				M	ode					Des	crip	tion															_
	-)				Р	RSCI	H0				PRS	S Ch	nannel C	sel	ecte	d as	inp	ut										_
	1					Р	RSCI	H1				PRS	S Ch	annel 1	sel	ecte	d as	inp	ut										
	2	<u>)</u>				Р	RSCI	H2				PRS	S Ch	annel 2	sel	ecte	d as	inp	ut										
	3	3				Р	RSCI	НЗ				PRS	S Ch	annel 3	sel	ecte	d as	inp	ut										
	4					Р	RSCI	H4				PRS	S Ch	annel 4	sel	ecte	d as	inp	ut										
	5	5				Р	RSCI	H5				PRS	S Ch	annel 5	sel	ecte	d as	inp	ut										
	6	6				Р	RSCI	H6				PRS	S Ch	annel 6	sel	ecte	d as	inp	ut										
	7	7					RSCI							annel 7				-											
	8	3					RSCI							annel 8															
	(RSCI							nannel 9															
		0					RSCI							nannel 1					•										
		1				Р	RSCI	H11				PRS	S Ch	nannel 1	1 se	lecte	ed a	s in	put										
24	F	Resei	ved				o ens ons	ure	compat	ibility	y w	∕ith fu	ture	device	s, al	way	s wr	ite k	oits t	0 0.	Мо	re in	forn	natio	on ir	า 1.2	? Co	nvei	7-
23:20	F	PRSS	EL2			0:	κ0		R۱	V		LES	EN	SE Dec	ode	r PR	S In	put	2 C	onf	igur	ratio	on						
	5	Selec	t PR	S i	input fo	or bit 2	of th	e LE	SENS	E de	cod	der																	
	_	/alue				M	ode					Des	crip	tion															_
	-)				Р	RSCI	H0				PRS	S Ch	annel C	sel	ecte	d as	inp	ut										

PRS Channel 1 selected as input

PRS Channel 2 selected as input

PRS Channel 3 selected as input

PRS Channel 4 selected as input

PRSCH1

PRSCH2

PRSCH3

PRSCH4

1

2

3

4

Bit	Name	Reset	Access	Description
	5	PRSCH5		PRS Channel 5 selected as input
	6	PRSCH6		PRS Channel 6 selected as input
	7	PRSCH7		PRS Channel 7 selected as input
	8	PRSCH8		PRS Channel 8 selected as input
	9	PRSCH9		PRS Channel 9 selected as input
	10	PRSCH10		PRS Channel 10 selected as input
	11	PRSCH11		PRS Channel 11 selected as input
19	Reserved	To ensure co	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
18:15	PRSSEL1	0x0	RW	LESENSE Decoder PRS Input 1 Configuration
	Select PRS input t	for the bit 1 of the I	LESENSE o	decoder
	Value	Mode		Description
	0	PRSCH0		PRS Channel 0 selected as input
	1	PRSCH1		PRS Channel 1 selected as input
	2	PRSCH2		PRS Channel 2 selected as input
	3	PRSCH3		PRS Channel 3 selected as input
	4	PRSCH4		PRS Channel 4 selected as input
	5	PRSCH5		PRS Channel 5 selected as input
	6	PRSCH6		PRS Channel 6 selected as input
	7	PRSCH7		PRS Channel 7 selected as input
	8	PRSCH8		PRS Channel 8 selected as input
	9	PRSCH9		PRS Channel 9 selected as input
	10	PRSCH10		PRS Channel 10 selected as input
	11	PRSCH11		PRS Channel 11 selected as input
14	Reserved	To ensure co	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
13:10	PRSSEL0	0x0	RW	LESENSE Decoder PRS Input 0 Configuration
	Select PRS input f	for the bit 0 of the I	LESENSE o	decoder
	Value	Mode		Description
	0	PRSCH0		PRS Channel 0 selected as input
	1	PRSCH1		PRS Channel 1 selected as input
	2	PRSCH2		PRS Channel 2 selected as input
	3	PRSCH3		PRS Channel 3 selected as input
	4	PRSCH4		PRS Channel 4 selected as input
	5	PRSCH5		PRS Channel 5 selected as input
	6	PRSCH6		PRS Channel 6 selected as input
	7	PRSCH7		PRS Channel 7 selected as input

Bit	Name	Reset Acc	ess Description
	8	PRSCH8	PRS Channel 8 selected as input
	9	PRSCH9	PRS Channel 9 selected as input
	10	PRSCH10	PRS Channel 10 selected as input
	11	PRSCH11	PRS Channel 11 selected as input
9	Reserved	To ensure compatib	ility with future devices, always write bits to 0. More information in 1.2 Conven-
8	INPUT	0 RW	LESENSE Decoder Input Configuration
	Select input to the	LESENSE decoder	
	Value	Mode	Description
	0	SENSORSTATE	The SENSORSTATE register is used as input to the decoder.
	1	PRS	PRS channels are used as input to the decoder.
7	PRSCNT	0 RW	Enable Count Mode on Decoder PRS Channels 0 and 1
	When set, decode	er PRS0 and PRS1 will be	used to produce output which can be used by a PCNT to count up or down.
6	HYSTIRQ	0 RW	Enable Decoder Hysteresis on Interrupt Requests
	When set, hystere	esis is enabled in the deco	oder, suppressing interrupt requests.
5	HYSTPRS2	0 RW	Enable Decoder Hysteresis on PRS2 Output
	When set, hystere	esis is enabled in the deco	oder, suppressing changes on PRS channel 2
4	HYSTPRS1	0 RW	Enable Decoder Hysteresis on PRS1 Output
	When set, hystere	esis is enabled in the deco	oder, suppressing changes on PRS channel 1
3	HYSTPRS0	0 RW	Enable Decoder Hysteresis on PRS0 Output
	When set, hystere	esis is enabled in the deco	oder, suppressing changes on PRS channel 0
2	INTMAP	0 RW	Enable Decoder to Channel Interrupt Mapping
	When set, a transi	ition from state x in the de	ecoder will set interrupt flag CH[x mod 16]
1	ERRCHK	0 RW	Enable Check of Current State
	When set, the dec	coder checks the current	state in addition to the states defined in TCONF
0	DISABLE	0 RW	Disable the Decoder
	When set, the dec	coder is disabled. When d	isabled the decoder will keep its current state

28.5.5 LESENSE_BIASCTRL - Bias Control Register (Async Reg)

For more information about asynchronous registers see 4.3 Access to Low Energy Peripherals (Asynchronous Registers).

Offset															Bi	t Po	siti	on														
0x010	31	30	29	28	27	26	25	24	23	22	21	20	19	8	17	16	15	4	13	12	7	10	6	∞	7	9	5	4	က	2	_	0
Reset																•					•			•					•		Ş	OX OX
Access																															2	 } Y
Name																																BIASIMODE

Bit	Name	Reset	Access	Description
31:2	Reserved	To ensure tions	compatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
1:0	BIASMODE	0x0	RW	Select Bias Mode
	This bitfield is use	ed to configure ho	ow LESENSE	interacts with the bias module
	Value	Mode		Description
	0	DONTTOU	JCH	Bias module is controlled by the EMU and is not affected by LESENSE
	1	DUTYCYC	ELE	Bias module duty cycled between low power and high accuracy mode
	2	HIGHACC		Bias module always in high accuracy mode

28.5.6 LESENSE_EVALCTRL - LESENSE Evaluation Control (Async Reg)

Offset															Bi	t Po	siti	on														
0x014	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	7	10	6	8	7	9	5	4	က	2	_	0
Reset																								0	000000							
Access																								Ž	≷							
Name																								L	WINSIZE							

Bit	Name	Reset	Access	Description
31:16	Reserved	To ensure o	compatibility (with future devices, always write bits to 0. More information in 1.2 Conven-
15:0	WINSIZE	0x0000	RW	Sliding Window and Step Detection Size
	In sliding window	,	d configures t	he window size. In step detection mode, this bitfield is used to configure the

28.5.7 LESENSE_PRSCTRL - PRS Control Register (Async Reg)

Offset															Ві	t Po	siti	on														
0x018	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	9	6	8	7	9	5	4	က	7	_	0
Reset						1	•						'	'	•	0			•			00×0	•			•	•			00×0		
Access																₽						X M								R W		
Name																DECCMPEN						DECCMPMASK								DECCMPVAL		

Bit	Name	Reset	Access	Description									
31:17	Reserved	To ensure contions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-									
16	DECCMPEN	0	RW	Enable PRS Output DECCMP									
	Enables decoder state compare match PRS output												
15:13	Reserved	To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions											
12:8	DECCMPMASK	0x00	RW	Decoder State Compare Value Mask									
	Masks DECCMPVAL	and DECSTATE	for compa	arison									
7:5	Reserved	To ensure contions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-									
4:0	DECCMPVAL	0x00	RW	Decoder State Compare Value									
	Triggers PRS output	when equal to D	ECSTATE										

28.5.8 LESENSE_CMD - Command Register

Offset															Bi	t Po	siti	on														
0x01C	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	11	10	ဝ	8	7	9	2	4	က	2	_	0
Reset		•	•			•																					•	•	0	0	0	0
Access																													W1	W1	W1	W1
Name																													CLEARBUF	DECODE	STOP	START

Bit	Name	Reset	Access	Description
31:4	Reserved	To ensure contions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
3	CLEARBUF	0	W1	Clear Result Buffer
	Set this bit to reset the	e read and write	pointers o	f the result buffer.
2	DECODE	0	W1	Start Decoder
	Set this bit to start the	LESENSE dec	oder.	
1	STOP	0	W1	Stop Scanning of Sensors
	Set this bit to stop LE	SENSE. If issue	d during a	scan, the command will take effect after scan completion.
0	START	0	W1	Start Scanning of Sensors
	Set this bit to start LE	SENSE.		

28.5.9 LESENSE_CHEN - Channel Enable Register (Async Reg)

Offset															Bi	t Po	sitio	on														
0x020	31	30	29	28	27	26	25	24	23	22	21	20	19	9	17	16	15	4	13	12	7	10	6	∞	7	9	5	4	က	2	_	0
Reset																								00000	00000							
Access																								2	2							
Name																									_							

Bit	Name	Reset	Access	Description
31:16	Reserved	To ensure cortions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
15:0	CHEN	0x0000	RW	Enable Scan Channel
	Set bit X to enable ch	annel X		

28.5.10 LESENSE_SCANRES - Scan Result Register (Async Reg)

Offset	Bit Po	osition
0x024	33 30 30 30 30 30 30 30 30 30 30 30 30 3	5 4 5 7 1 1 1 1 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1
Reset	0000x0	0000x0
Access	RWH	RWH
Name	STEPDIR	SCANRES

Bit	Name	Reset	Access	Description
31:16	STEPDIR	0x0000	RWH	Direction of Previous Step Detection
	In step detection mod	e, bit X will be s	et if a step	up was detected on channel X
15:0	SCANRES	0x0000	RWH	Scan Results
	Bit X will be set deper	nding on channe	el X evaluat	tion

28.5.11 LESENSE_STATUS - Status Register (Async Reg)

Offset															Ві	t Po	siti	on														
0x028	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	80	7	9	2	4	က	2	_	0
Reset			•					•					•	•	•					•				•			0	0	0	0	0	0
Access																											œ	œ	œ	œ	2	~
Name																											DACACTIVE	SCANACTIVE	RUNNING	BUFFULL	BUFHALFFULL	BUFDATAV

Bit	Name	Reset	Access	Description
31:6	Reserved	To ensure contions	mpatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
5	DACACTIVE	0	R	LESENSE VDAC Interface is Active
	LESENSE is current	ly using the VDA	C.	
4	SCANACTIVE	0	R	LESENSE Scan Active
	LESENSE is current	ly interfacing to s	sensors.	
3	RUNNING	0	R	LESENSE Periodic Counter Running
	LESENSE is running	in periodic mod	e.	
2	BUFFULL	0	R	Result Buffer Full
	Set when the result t	ouffer is full		
1	BUFHALFFULL	0	R	Result Buffer Half Full
	Set when the result t	ouffer is half full		
0	BUFDATAV	0	R	Result Data Valid
	Set when data is ava	ailable in the resu	ult buffer. C	leared when the buffer is empty.

28.5.12 LESENSE_PTR - Result Buffer Pointers (Async Reg)

For more information about asynchronous registers see 4.3 Access to Low Energy Peripherals (Asynchronous Registers).

Offset															Bi	t Po	sitio	on														
0x02C	31	30	29	28	27	26	25	24	23	22	21	20	19	9	17	16	15	4	13	12	7	10	6	8	7	9	5	4	က	2	- (0
Reset																										2	2			0	2	
Access																										۵	۷			Ω	<u> </u>	
Name																										0/4/	\			2	2	

Bit	Name	Reset	Access	Description
31:8	Reserved	To ensure con tions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
7:4	WR	0x0	R	Result Buffer Write Pointer
	These bits show the n	ext index in the	result buff	er to be written to. Incremented when LESENSE writes to result buffer
3:0	RD	0x0	R	Result Buffer Read Pointer
	These bits show the in	ndex of the oldes	st unread o	data in the result buffer. Incremented on read from BUFDATA.

28.5.13 LESENSE_BUFDATA - Result Buffer Data Register (Async Reg) (Actionable Reads)

Offset															Bi	t Po	siti	on														
0x030	31	30	29	28	27	26	25	24	23	22	21	20	19	8	17	16	15	14	13	12	7	10	6	ω	7	9	5	4	က	2	_	0
Reset														>	X									>>>>	>							
Access														٥	۲									۵	צ							
Name														O O A T A CITILITY	DUTUALASKO									A C C C C C C C C C C C C C C C C C C C	BULDAIA							

Bit	Name	Reset	Access	Description
31:20	Reserved	To ensure co	ompatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
19:16	BUFDATASRC	0xX	R	Result Data Source
	This bitfield contain	s the channel in	dex for the s	ensor result in BUFDATA.
15:0	BUFDATA	0xXXXX	R	Result Data
	This register can be	e used to read th	e oldest unre	ead data from the result buffer.

28.5.14 LESENSE_CURCH - Current Channel Index (Async Reg)

For more information about asynchronous registers see 4.3 Access to Low Energy Peripherals (Asynchronous Registers).

Offset															Ві	t Po	siti	on														
0x034	31	30	29	28	27	26	25	24	23	22	21	20	19	8	17	16	15	4	13	12	7	10	6	8	7	9	2	4	က	2	_	0
Reset																														2	2	
Access																														Ω	<u> </u>	
Name																														HUGI		

Bit	Name	Reset	Access	Description
31:4	Reserved	To ensure contions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
3:0	CURCH	0x0	R	Current Channel Index
	Shows the index of the	ne current chanr	nel	

28.5.15 LESENSE_DECSTATE - Current Decoder State (Async Reg)

Offset															Bi	t Po	siti	on														
0x038	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	∞	7	9	5	4	က	7	_	0
Reset		•		•	•				•		•		•			•			•				•	•	•	•	•		•	00x0		
Access																														RWH		
Name																														DECSTATE		

Bit	Name	Reset	Access	Description
31:5	Reserved	To ensure cor tions	mpatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
4:0	DECSTATE	0x00	RWH	Current Decoder State
	Shows the current de	coder state		

28.5.16 LESENSE_SENSORSTATE - Decoder Input Register (Async Reg)

Offset															Bi	t Po	siti	on													
0x03C	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	∞	7	9	5	4	က	2	1
Reset																	•				•	•	•					•		0×0	·
Access																														RWH	
Name																														SENSORSTATE	

Bit	Name	Reset	Access	Description
31:4	Reserved	To ensure contions	mpatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
3:0	SENSORSTATE	0x0	RWH	Decoder Input Register
	Shows the status of s	ensors chosen	as input to	the decoder

28.5.17 LESENSE_IDLECONF - GPIO Idle Phase Configuration (Async Reg)

Offset															Bi	t Po	sitio	on													
0x040	31	30	29	28	27	26	25	24	23	22	2	20	19	18	17	16	15	4	13	12	11	10	တ	∞	7	9	5	4	3	2	- 0
Reset	2	2	2) X	2	OX O	6	S S	Š	OX O	Š	e S	2) N	5	2	2	2	2	3	>	8	>	2	2	3	OXO	2	2	2	0x0
Access	7	Ž	2	<u>}</u>	2	Ž	i	≩ Ƴ	2	<u>}</u>	2	<u>}</u>	2	<u>}</u>	غ م	<u>}</u>	<u> </u>	2	2	}	<u> </u>	<u> </u>	<u> </u>	Ž	<u> </u>	}	Š.	2	<u>ک</u>	<u> </u>	RW
Name	7	Ē	2	_	212	Ē	3	Z Z Z Z		_ 	2	_	Ç	_	°	_	CH7	<u> </u>	S I	_	CHR	=	Š	È	Ž Č	=	CH2	-	Ę	-	СНО

	CH7	S	CH1	CH CH	CH CH	C H	SHS	CH8	CH7	СН6	CHE	CH4	SHO.	CHS	CH CH	S S
Bit	Name			Reset		Access	Des	cription								
31:30	CH15			0x0		RW	Cha	nnel 15	ldle Ph	ase Co	nfigurat	ion				
	This bit	field de	termine	s how th	e chan	nel is conf	igured	during t	he idle	ohase						
	Value			Mode			Des	cription								
	0			DISAB	LE		CH1	5 output	is disa	oled in i	dle phas	е				
	1			HIGH			CH1	5 output	is high	in idle p	hase					
	2			LOW			CH1	5 output	is low i	n idle pl	nase					
	3			DAC				5 output e is only							ote that	this
29:28	CH14			0x0		RW	Cha	nnel 14	Idle Ph	ase Co	nfigurat	ion				
	This bit	field de	termine	s how th	e chan	nel is conf	igured	during t	he idle	ohase						
	Value			Mode			Des	cription								
	0			DISAB	LE		CH1	4 output	is disa	oled in i	dle phas	е				
	1			HIGH			CH1	4 output	is high	in idle p	hase					
	2			LOW			CH1	4 output	is low i	n idle pl	nase					
	3			DAC				4 output e is only							ote that	this
				0x0		RW	Cha	nnel 13	Idle Ph	ase Co	nfigurat	ion				
27:26	CH13			ONO							_					
27:26		field de	termine		e chan	nel is conf	igured	during t	he idle		_					
27:26		field de	termine		e chan	nel is conf		during t	he idle							
27:26	This bit	field de	termine	s how th		nel is conf	Des			ohase	dle phas	e				
27:26	This bit	field de	termine	s how th		nel is conf	Desc	cription	is disal	phase		e				
27:26	This bit Value	field de	termine	Mode DISAB		nel is conf	Dese	cription 3 output	is disal	ohase oled in io in idle p	hase	e				
27:26	Value 0 1	field de	termine	Mode DISAB		nel is conf	Desc CH1 CH1 CH1	cription 3 output 3 output 3 output	is disalishing is high is low it is conr	ohase oled in id in idle pl n idle pl nected to	hase nase VDAC	output i			ote that	this
27:26	Value 0 1 2	field de	termine	Mode DISAB HIGH LOW		nel is conf	Desc CH1 CH1 CH1 CH1 mod	cription 3 output 3 output 3 output 3 output	is disal is high is low i is conr availab	ohase oled in ide planeted to the on checked	ohase nase o VDAC nannels	output i 4, 5, 7,			ote that	this
	Value 0 1 2 3 CH12			Mode DISAB HIGH LOW DAC	LE		Desc CH1 CH1 CH1 CH1 mod	cription 3 output 3 output 3 output 3 output e is only	is disal is high is low i is conr availab	oblase obled in idile properties of the control of	ohase nase o VDAC nannels	output i 4, 5, 7,			ote that	this

Bit	Name	Reset Acce	ss Description
	0	DISABLE	CH12 output is disabled in idle phase
	1	HIGH	CH12 output is high in idle phase
	2	LOW	CH12 output is low in idle phase
	3	DAC	CH12 output is connected to VDAC output in idle phase. Note that this mode is only available on channels 4, 5, 7, 10, 12, 13
23:22	CH11	0x0 RW	Channel 11 Idle Phase Configuration
	This bitfield dete	ermines how the channel is c	onfigured during the idle phase
	Value	Mode	Description
	0	DISABLE	CH11 output is disabled in idle phase
	1	HIGH	CH11 output is high in idle phase
	2	LOW	CH11 output is low in idle phase
	3	DAC	CH11 output is connected to VDAC output in idle phase. Note that this mode is only available on channels 4, 5, 7, 10, 12, 13
21:20	CH10	0x0 RW	Channel 10 Idle Phase Configuration
	This bitfield dete	ermines how the channel is c	onfigured during the idle phase
	Value	Mode	Description
	0	DISABLE	CH10 output is disabled in idle phase
	1	HIGH	CH10 output is high in idle phase
	2	LOW	CH10 output is low in idle phase
	3	DAC	CH10 output is connected to VDAC output in idle phase. Note that this mode is only available on channels 4, 5, 7, 10, 12, 13
19:18	CH9	0x0 RW	Channel 9 Idle Phase Configuration
	This bitfield dete	ermines how the channel is c	onfigured during the idle phase
	Value	Mode	Description
	0	DISABLE	CH9 output is disabled in idle phase
	1	HIGH	CH9 output is high in idle phase
	2	LOW	CH9 output is low in idle phase
	3	DAC	CH9 output is connected to VDAC output in idle phase. Note that this mode is only available on channels 4, 5, 7, 10, 12, 13
17:16	CH8	0x0 RW	Channel 8 Idle Phase Configuration
	This bitfield dete	ermines how the channel is c	onfigured during the idle phase
	Value	Mode	Description
	0	DISABLE	CH8 output is disabled in idle phase
	1	HIGH	CH8 output is high in idle phase
	2	LOW	CH8 output is low in idle phase
	3	DAC	CH8 output is connected to VDAC output in idle phase. Note that this mode is only available on channels 4, 5, 7, 10, 12, 13

Bit	Name	Reset	Access	Description
15:14	CH7	0x0	RW	Channel 7 Idle Phase Configuration
	This bitfield determin	es how the chan	nel is confi	gured during the idle phase
	Value	Mode		Description
	0	DISABLE		CH7 output is disabled in idle phase
	1	HIGH		CH7 output is high in idle phase
	2	LOW		CH7 output is low in idle phase
	3	DAC		CH7 output is connected to VDAC output in idle phase. Note that this mode is only available on channels 4, 5, 7, 10, 12, 13
13:12	CH6	0x0	RW	Channel 6 Idle Phase Configuration
	This bitfield determin	es how the chan	nel is confi	gured during the idle phase
	Value	Mode		Description
	0	DISABLE		CH6 output is disabled in idle phase
	1	HIGH		CH6 output is high in idle phase
	2	LOW		CH6 output is low in idle phase
	3	DAC		CH6 output is connected to VDAC output in idle phase. Note that this mode is only available on channels 4, 5, 7, 10, 12, 13
11:10	CH5	0x0	RW	Channel 5 Idle Phase Configuration
	This bitfield determin	es how the chan	nel is confi	gured during the idle phase
	Value	Mode		Description
	0	DISABLE		CH5 output is disabled in idle phase
	1	HIGH		CH5 output is high in idle phase
	2	LOW		CH5 output is low in idle phase
	3	DAC		CH5 output is connected to VDAC output in idle phase. Note that this mode is only available on channels 4, 5, 7, 10, 12, 13
9:8	CH4	0x0	RW	Channel 4 Idle Phase Configuration
	This bitfield determin	es how the chan	nel is confi	gured during the idle phase
	Value	Mode		Description
	0	DISABLE		CH4 output is disabled in idle phase
	1	HIGH		CH4 output is high in idle phase
	2	LOW		CH4 output is low in idle phase
	3	DAC		CH4 output is connected to VDAC output in idle phase. Note that this mode is only available on channels 4, 5, 7, 10, 12, 13
7:6	CH3	0x0	RW	Channel 3 Idle Phase Configuration
	This bitfield determin	es how the chan	nel is confi	gured during the idle phase
	Value	Mode		Description
	0	DISABLE		CH3 output is disabled in idle phase

Bit	Name	Reset /	Access	Description
	1	HIGH		CH3 output is high in idle phase
	2	LOW		CH3 output is low in idle phase
	3	DAC		CH3 output is connected to VDAC output in idle phase. Note that this mode is only available on channels 4, 5, 7, 10, 12, 13
5:4	CH2	0x0	RW	Channel 2 Idle Phase Configuration
	This bitfield det	ermines how the channe	el is confi	gured during the idle phase
	Value	Mode		Description
	0	DISABLE		CH2 output is disabled in idle phase
	1	HIGH		CH2 output is high in idle phase
	2	LOW		CH2 output is low in idle phase
	3	DAC		CH2 output is connected to VDAC output in idle phase. Note that this mode is only available on channels 4, 5, 7, 10, 12, 13
3:2	CH1	0x0	RW	Channel 1 Idle Phase Configuration
	This bitfield det	ermines how the channe	el is confi	gured during the idle phase
	Value	Mode		Description
	0	DICABLE		CH1 output is disabled in idle phase
		DISABLE		
	1	HIGH		CH1 output is high in idle phase
	1 2			CH1 output is high in idle phase CH1 output is low in idle phase
		HIGH		CH1 output is low in idle phase
1:0	2	HIGH LOW DAC	RW	CH1 output is low in idle phase CH1 output is connected to VDAC output in idle phase. Note that this
1:0	2 3 CH0	HIGH LOW DAC		CH1 output is low in idle phase CH1 output is connected to VDAC output in idle phase. Note that this mode is only available on channels 4, 5, 7, 10, 12, 13
1:0	2 3 CH0	HIGH LOW DAC		CH1 output is low in idle phase CH1 output is connected to VDAC output in idle phase. Note that this mode is only available on channels 4, 5, 7, 10, 12, 13 Channel 0 Idle Phase Configuration
1:0	2 3 CH0 This bitfield det	HIGH LOW DAC 0x0 Fermines how the channe		CH1 output is low in idle phase CH1 output is connected to VDAC output in idle phase. Note that this mode is only available on channels 4, 5, 7, 10, 12, 13 Channel 0 Idle Phase Configuration gured during the idle phase
1:0	2 3 CH0 This bitfield det	HIGH LOW DAC 0x0 Fermines how the channe		CH1 output is low in idle phase CH1 output is connected to VDAC output in idle phase. Note that this mode is only available on channels 4, 5, 7, 10, 12, 13 Channel 0 Idle Phase Configuration gured during the idle phase Description
1:0	2 3 CH0 This bitfield det Value 0	HIGH LOW DAC 0x0 Fermines how the channe Mode DISABLE		CH1 output is low in idle phase CH1 output is connected to VDAC output in idle phase. Note that this mode is only available on channels 4, 5, 7, 10, 12, 13 Channel 0 Idle Phase Configuration gured during the idle phase Description CH0 output is disabled in idle phase

28.5.18 LESENSE_ALTEXCONF - Alternative Excite Pin Configuration (Async Reg)

Offset															Ві	it Po	ositi	on													
0x044	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	5	4	က	2	1 0
Reset										0	0	0	0	0	0	0	Ç	0x0		0x0		OX O	0x0		2) N	5	OK O	2	OXO	0×0
Access										RW	S.	S N N	S.	S.	₩ M				<u></u> }	2	<u>}</u>	RW		R W		2	2	2	2	RW	
Name									AEX7	AEX6	AEX5	AEX4	AEX3	AEX2	AEX1	AEX0		IDLECOINF/	ī	IDLECONF6	L .			IDLECONF4					וחו בסחובו		IDLECONF0

		₹ :	4 4										
Bit	Name	Reset	Access	Description									
31:24	Reserved	To ensure co	ompatibility	with future devices, always write bits to 0. More information in 1.2 Conven-									
23	AEX7	0	RW	ALTEX7 Always Excite Enable									
	Set this bit to exci	te ALTEX7 regard	less of wha	t channel is active									
22	AEX6	0	RW	ALTEX6 Always Excite Enable									
	Set this bit to exci	te ALTEX6 regard	less of wha	t channel is active									
21	AEX5	0	RW	ALTEX5 Always Excite Enable									
	Set this bit to exci	te ALTEX5 regard	less of wha	t channel is active									
20	AEX4	0	RW	ALTEX4 Always Excite Enable									
	Set this bit to exci	te ALTEX4 regard	less of wha	t channel is active									
19	AEX3	0	RW	ALTEX3 Always Excite Enable									
	Set this bit to exci	te ALTEX3 regard	less of wha	t channel is active									
18	AEX2	0	RW	ALTEX2 Always Excite Enable									
	Set this bit to exci	te ALTEX2 regard	less of wha	t channel is active									
17	AEX1	0	RW	ALTEX1 Always Excite Enable									
	Set this bit to exci	te ALTEX1 regard	less of wha	t channel is active									
16	AEX0	0	RW	ALTEX0 Always Excite Enable									
	Set this bit to exci	te ALTEX0 regard	less of wha	t channel is active									
15:14	IDLECONF7	0x0	RW	ALTEX7 Idle Phase Configuration									
	This bitfield deterr	nines how the alte	ernate excite	e pin is configured during the idle phase									
	Value	Mode		Description									
	0	DISABLE		ALTEX7 output is disabled in idle phase									
	1	HIGH		ALTEX7 output is high in idle phase									
	2	LOW		ALTEX7 output is low in idle phase									
13:12	IDLECONF6	0x0	RW	ALTEX6 Idle Phase Configuration									
	This bitfield deterr	This bitfield determines how the alternate excite pin is configured during the idle phase											

Bit	Name	Reset A	Access	Description
	Value	Mode		Description
	0	DISABLE		ALTEX6 output is disabled in idle phase
	1	HIGH		ALTEX6 output is high in idle phase
	2	LOW		ALTEX6 output is low in idle phase
11:10	IDLECONF5	0x0 F	RW	ALTEX5 Idle Phase Configuration
	This bitfield determine	es how the alternat	te excite	pin is configured during the idle phase
	Value	Mode		Description
	0	DISABLE		ALTEX5 output is disabled in idle phase
	1	HIGH		ALTEX5 output is high in idle phase
	2	LOW		ALTEX5 output is low in idle phase
9:8	IDLECONF4	0x0 F	RW	ALTEX4 Idle Phase Configuration
	This bitfield determine	es how the alternat	te excite	pin is configured during the idle phase
	Value	Mode		Description
	0	DISABLE		ALTEX4 output is disabled in idle phase
	1	HIGH		ALTEX4 output is high in idle phase
	2	LOW		ALTEX4 output is low in idle phase
7:6	IDLECONF3	0x0 F	RW	ALTEX3 Idle Phase Configuration
	This bitfield determine	es how the alternat	te excite	pin is configured during the idle phase
	Value	Mode		Description
	0	DISABLE		ALTEX3 output is disabled in idle phase
	1	HIGH		ALTEX3 output is high in idle phase
	2	LOW		ALTEX3 output is low in idle phase
5:4	IDLECONF2	0x0 F	RW	ALTEX2 Idle Phase Configuration
	This bitfield determine	es how the alternat	te excite	pin is configured during the idle phase
	Value	Mode		Description
	0	DISABLE		ALTEX2 output is disabled in idle phase
	1	HIGH		ALTEX2 output is high in idle phase
	2	LOW		ALTEX2 output is low in idle phase
3:2	IDLECONF1	0x0 F	RW	ALTEX1 Idle Phase Configuration
	This bitfield determine	es how the alternat	te excite	pin is configured during the idle phase
	Value	Mode		Description
	0	DISABLE		ALTEX1 output is disabled in idle phase
	1	HIGH		ALTEX1 output is high in idle phase
	2	LOW		ALTEX1 output is low in idle phase

Bit	Name	Reset	Access	Description
1:0	IDLECONF0	0x0	RW	ALTEX0 Idle Phase Configuration
	This bitfield detern	nines how the alte	rnate excite	pin is configured during the idle phase
	Value	Mode		Description
	0	DISABLE		ALTEX0 output is disabled in idle phase
	1	HIGH		ALTEX0 output is high in idle phase
	2	LOW		ALTEX0 output is low in idle phase

28.5.19 LESENSE_IF - Interrupt Flag Register

Offset															Bi	t Po	siti	on														
0x050	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	∞	7	9	5	4	က	2	_	0
Reset			•							0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Access										2	22	22	22	22	22	22	2	22	2	22	2	22	2	22	22	22	2	22	22	2	22	<u>~</u>
Name										CNTOF	BUFOF	BUFLEVEL	BUFDATAV	DECERR	DEC	SCANCOMPLETE	CH15	CH14	CH13	CH12	CH11	CH10	СНЭ	CH8	CH7	СН6	CH5	CH4	СНЗ	CH2	CH1	СНО

		Ö		
Bit	Name	Reset	Access	Description
31:23	Reserved	To ensure cor tions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
22	CNTOF	0	R	CNTOF Interrupt Flag
	Set when the LESEN	SE counter over	flows.	
21	BUFOF	0	R	BUFOF Interrupt Flag
	Set when the result b	uffer overflows		
20	BUFLEVEL	0	R	BUFLEVEL Interrupt Flag
	Set when the data bu	ffer is full.		
19	BUFDATAV	0	R	BUFDATAV Interrupt Flag
	Set when data is ava	ilable in the resu	ılt buffer.	
18	DECERR	0	R	DECERR Interrupt Flag
	Set when the decode	r detects an erro	or	
17	DEC	0	R	DEC Interrupt Flag
	Set when the decode	r has issued an	interrupt re	equest
16	SCANCOMPLETE	0	R	SCANCOMPLETE Interrupt Flag
	Set when a scan seq	uence is comple	ted	
15	CH15	0	R	CH15 Interrupt Flag
	Set when channel 15	triggers		
14	CH14	0	R	CH14 Interrupt Flag
	Set when channel 14	triggers		
13	CH13	0	R	CH13 Interrupt Flag
	Set when channel 13	triggers		
12	CH12	0	R	CH12 Interrupt Flag
	Set when channel 12	triggers		
11	CH11	0	R	CH11 Interrupt Flag
	Set when channel 11	triggers		
10	CH10	0	R	CH10 Interrupt Flag
	Set when channel 10	triggers		

Bit	Name	Reset	Access	Description	
9	CH9	0	R	CH9 Interrupt Flag	
	Set when chan	nel 9 triggers			
8	CH8	0	R	CH8 Interrupt Flag	
	Set when chan	inel 8 triggers			
7	CH7	0	R	CH7 Interrupt Flag	
	Set when chan	inel 7 triggers			
6	CH6	0	R	CH6 Interrupt Flag	
	Set when chan	nel 6 triggers			
5	CH5	0	R	CH5 Interrupt Flag	
	Set when chan	nel 5 triggers			
4	CH4	0	R	CH4 Interrupt Flag	
	Set when chan	nel 4 triggers			
3	CH3	0	R	CH3 Interrupt Flag	
	Set when chan	nel 3 triggers			
2	CH2	0	R	CH2 Interrupt Flag	
	Set when chan	nel 2 triggers			
1	CH1	0	R	CH1 Interrupt Flag	
	Set when chan	inel 1 triggers			
0	CH0	0	R	CH0 Interrupt Flag	
	Set when chan	nel 0 triggers			
	,				

28.5.20 LESENSE_IFS - Interrupt Flag Set Register

Offset															Ві	t Po	siti	on														
0x054	31	30	29	28	27	26	25	24	23	22	21	20	19	9	17	16	15	4	13	12	7	10	6	ω	7	9	5	4	က	2	_	0
Reset			'		'					0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Access										W1	W1	W1	W	M	W	W1	W	N M	W	W	W	W1	W1	W1	W1	W	×	W1	W	W1	W1	M
Name										CNTOF	BUFOF	BUFLEVEL	BUFDATAV	DECERR	DEC	SCANCOMPLETE	CH15	CH14	CH13	CH12	CH11	CH10	СНЭ	CH8	CH7	СН6	CH5	CH4	СНЗ	CH2	CH1	СНО

Bit	Name	Reset	Access	Description
31:23	Reserved	To ensure comp tions	patibility w	vith future devices, always write bits to 0. More information in 1.2 Conven-
22	CNTOF	0	W1	Set CNTOF Interrupt Flag
	Write 1 to set the CN	TOF interrupt flag		
21	BUFOF	0	W1	Set BUFOF Interrupt Flag
	Write 1 to set the BUI	FOF interrupt flag		
20	BUFLEVEL	0	W1	Set BUFLEVEL Interrupt Flag
	Write 1 to set the BUI	FLEVEL interrupt	flag	
19	BUFDATAV	0	W1	Set BUFDATAV Interrupt Flag
	Write 1 to set the BUI	FDATAV interrupt	flag	
18	DECERR	0	W1	Set DECERR Interrupt Flag
	Write 1 to set the DE	CERR interrupt fla	ıg	
17	DEC	0	W1	Set DEC Interrupt Flag
	Write 1 to set the DE	C interrupt flag		
16	SCANCOMPLETE	0	W1	Set SCANCOMPLETE Interrupt Flag
	Write 1 to set the SC	ANCOMPLETE in	terrupt fla	g
15	CH15	0	W1	Set CH15 Interrupt Flag
	Write 1 to set the CH	15 interrupt flag		
14	CH14	0	W1	Set CH14 Interrupt Flag
	Write 1 to set the CH	14 interrupt flag		
13	CH13	0	W1	Set CH13 Interrupt Flag
	Write 1 to set the CH	13 interrupt flag		
12	CH12	0	W1	Set CH12 Interrupt Flag
	Write 1 to set the CH	12 interrupt flag		
11	CH11	0	W1	Set CH11 Interrupt Flag
	Write 1 to set the CH	11 interrupt flag		

Bit	Name	Reset	Access	Description
10	CH10	0	W1	Set CH10 Interrupt Flag
	Write 1 to set the CH1	10 interrupt flag		
9	CH9	0	W1	Set CH9 Interrupt Flag
	Write 1 to set the CHS	interrupt flag		
8	CH8	0	W1	Set CH8 Interrupt Flag
	Write 1 to set the CH8	3 interrupt flag		
7	CH7	0	W1	Set CH7 Interrupt Flag
	Write 1 to set the CH7	interrupt flag		
6	CH6	0	W1	Set CH6 Interrupt Flag
	Write 1 to set the CH6	interrupt flag		
5	CH5	0	W1	Set CH5 Interrupt Flag
	Write 1 to set the CH5	interrupt flag		
4	CH4	0	W1	Set CH4 Interrupt Flag
	Write 1 to set the CH4	l interrupt flag		
3	CH3	0	W1	Set CH3 Interrupt Flag
	Write 1 to set the CH3	3 interrupt flag		
2	CH2	0	W1	Set CH2 Interrupt Flag
	Write 1 to set the CH2	2 interrupt flag		
1	CH1	0	W1	Set CH1 Interrupt Flag
	Write 1 to set the CH1	I interrupt flag		
0	CH0	0	W1	Set CH0 Interrupt Flag
	Write 1 to set the CHO) interrupt flag		

28.5.21 LESENSE_IFC - Interrupt Flag Clear Register

Offset													Bi	t Po	siti	on														
0x058	30	53	23 28	, c	0 2	2 7	23	22	21	20	19	8	17	16	15	4	13	12	7	10	စ	8	7	9	5	4	က	2	_	0
Reset								0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Access								(R)W1	(R)W1	(R)W1	(R)W1	(R)W1	(R)W1	(R)W1	(R)W1	(R)W1	(R)W1	(R)W1	(R)W1	(R)W1	(R)W1	(R)W1	(R)W1	(R)W1	(R)W1	(R)W1	(R)W1	(R)W1	(R)W1	(R)W1
Name								R)	(F)				<u>R</u>	ETE	<u>R</u>	<u>R</u>)	<u>R</u>	<u>R</u>	<u>R</u>	<u>망</u>	<u>R</u>	R)	<u>R</u>	氏)	氏)	<u>R</u>	(F)	<u>(F)</u>	<u>R</u>	<u>R</u>
								CNTOF	BUFOF	BUFLEVE	BUFDATAV	DECERR	DEC	SCANCOMPL	CH15	CH14	CH13	CH12	CH11	CH10	СНЭ	СН8	CH7	СН6	CH5	CH4	СНЗ	CH2	CH1	СНО
Bit	Name				F	Rese			Ac	ces	s I	Des	crip	tion																
31:23	Reserv	/ed				o en ions	sure	con	pati	bility	/ wit	th fu	ture	dev	rices	s, alı	vays	s wr	ite b	its t	o 0.	Mor	re in	forn	natio	on in	1.2	. Coi	nver	7-
22	CNTO	F			C)			(R)	W1	(Clea	ır C	NTC)F Ir	nter	rupt	Fla	g											
	Write 1 (This fo											ret	urns	the	valı	ue o	f the	e IF	and	clea	ars t	he c	orre	espo	ndir	ng ir	iterr	upt 1	lags	3
21	BUFO	F			C)			(R)	W1	(Clea	ır B	UFC)F Ir	nter	rupt	Fla	g											
	Write 1 (This fe											reti	urns	the	valı	ue o	f the	e IF	and	clea	ars t	he c	orre	espo	ndir	ng ir	iterr	upt 1	lags	3
20	BUFLE	EVEL			C)			(R)	W1	(Clea	ır B	UFL	EVE	EL II	nter	rup	t Fla	g										
	Write 1 flags (urns	the	valı	ue o	f the	e IF	and	clea	ars tl	he c	orre	espo	ndir	ng ir	terr	upt	
19	BUFD	ATAV			C)			(R)	W1	(Clea	ır B	UFD	ATA	AV lı	nter	rup	t Fla	g										
	Write 1 flags (urns	the	valı	ue o	f the	e IF	and	clea	ars tl	he c	orre	espo	ndir	ng ir	iterr	upt	
18	DECE	RR			C)			(R)	W1	(Clea	ır D	ECE	RR	Inte	erru	pt F	lag											
	Write 1 (This fe											ng re	eturi	ns th	ne va	alue	of t	he I	F an	d cl	ears	the	cor	res	oon	ding	inte	errup	t fla	gs
17	DEC				C)			(R)	W1	(Clea	ır D	EC I	nte	rrup	t Fl	ag												
	Write 1 feature										g re	turn	s the	e va	lue	of th	ie IF	and	d cle	ars	the	corr	esp	ond	ing i	inter	rupt	flag	ıs (T	his
16	SCAN	COM	PLET	E	C)			(R)	W1	(Clea	ır S	CAN	ICO	MPI	LET	E In	terr	upt	Fla	g								
	Write 1 rupt fla														retu	ırns	the	valu	e of	the	IF a	and o	clea	rs th	ne co	orre	spoi	ndin	g int	er-
15	CH15				C)			(R)	W1	(Clea	ır C	H15	Inte	erru	pt F	lag												
	Write 1 (This fo											etur	ns th	ne v	alue	of t	he I	F ar	nd cl	ears	s the	cor	res	pond	ding	inte	errup	ot fla	gs	
14	CH14				C)			(R)	W1	(Clea	ır C	H14	Inte	erru	pt F	lag												
	Write 1						•	•	-		_	etur	ns th	ne v	alue	of t	he I	F ar	nd cl	ears	s the	cor	res	pone	ding	inte	errup	ot fla	gs	

(This feature must be enabled globally in MSC.).

Bit	Name	Reset	Access	Description
13	CH13	0	(R)W1	Clear CH13 Interrupt Flag
		the CH13 interrupt flag ist be enabled globally		returns the value of the IF and clears the corresponding interrupt flags
12	CH12	0	(R)W1	Clear CH12 Interrupt Flag
		the CH12 interrupt flag ist be enabled globally		returns the value of the IF and clears the corresponding interrupt flags
11	CH11	0	(R)W1	Clear CH11 Interrupt Flag
		the CH11 interrupt flag ist be enabled globally		returns the value of the IF and clears the corresponding interrupt flags
10	CH10	0	(R)W1	Clear CH10 Interrupt Flag
		the CH10 interrupt flag ist be enabled globally		returns the value of the IF and clears the corresponding interrupt flags
9	СН9	0	(R)W1	Clear CH9 Interrupt Flag
		the CH9 interrupt flag. enabled globally in MS		returns the value of the IF and clears the corresponding interrupt flags (This
8	CH8	0	(R)W1	Clear CH8 Interrupt Flag
		the CH8 interrupt flag. enabled globally in M		returns the value of the IF and clears the corresponding interrupt flags (This
7	CH7	0	(R)W1	Clear CH7 Interrupt Flag
		the CH7 interrupt flag. enabled globally in MS		returns the value of the IF and clears the corresponding interrupt flags (This
6	CH6	0	(R)W1	Clear CH6 Interrupt Flag
		the CH6 interrupt flag. enabled globally in M		returns the value of the IF and clears the corresponding interrupt flags (This
5	CH5	0	(R)W1	Clear CH5 Interrupt Flag
		the CH5 interrupt flag. enabled globally in M\$		returns the value of the IF and clears the corresponding interrupt flags (This
4	CH4	0	(R)W1	Clear CH4 Interrupt Flag
		the CH4 interrupt flag. enabled globally in M\$		returns the value of the IF and clears the corresponding interrupt flags (This
3	CH3	0	(R)W1	Clear CH3 Interrupt Flag
		the CH3 interrupt flag. enabled globally in M		returns the value of the IF and clears the corresponding interrupt flags (This
2	CH2	0	(R)W1	Clear CH2 Interrupt Flag
		the CH2 interrupt flag. enabled globally in MS		returns the value of the IF and clears the corresponding interrupt flags (This
1	CH1	0	(R)W1	Clear CH1 Interrupt Flag
		the CH1 interrupt flag. enabled globally in MS		returns the value of the IF and clears the corresponding interrupt flags (This
0	CH0	0	(R)W1	Clear CH0 Interrupt Flag
		the CH0 interrupt flag. enabled globally in M		returns the value of the IF and clears the corresponding interrupt flags (This

28.5.22 LESENSE_IEN - Interrupt Enable Register

Offset															Ві	it Po	siti	on														
0x05C	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	∞	7	9	5	4	က	7	_	0
Reset			·				•			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Access										ZW W	₩	₽	W.	₽	RW W	₹	₩ M	₹	Z.	Z.	Z.	₩	R	W.	Z.	₽	₽	₩ M	₩ M	RW W	Z.	₩ M
Name										CNTOF	BUFOF	BUFLEVEL	BUFDATAV	DECERR	DEC	SCANCOMPLETE	CH15	CH14	CH13	CH12	CH11	CH10	СН9	CH8	CH7	СН6	CH5	CH4	СНЗ	CH2	CH1	СНО

Bit	Name	Reset	Access	Description
31:23	Reserved			with future devices, always write bits to 0. More information in 1.2 Conven-
22	CNTOF	0	RW	CNTOF Interrupt Enable
	Enable/disable the C	NTOF interrupt		
21	BUFOF	0	RW	BUFOF Interrupt Enable
	Enable/disable the B	UFOF interrupt		
20	BUFLEVEL	0	RW	BUFLEVEL Interrupt Enable
	Enable/disable the B	UFLEVEL interru	ıpt	
19	BUFDATAV	0	RW	BUFDATAV Interrupt Enable
	Enable/disable the B	UFDATAV interru	ıpt	
18	DECERR	0	RW	DECERR Interrupt Enable
	Enable/disable the D	ECERR interrup	t	
17	DEC	0	RW	DEC Interrupt Enable
	Enable/disable the D	EC interrupt		
16	SCANCOMPLETE	0	RW	SCANCOMPLETE Interrupt Enable
	Enable/disable the S	CANCOMPLETE	E interrupt	
15	CH15	0	RW	CH15 Interrupt Enable
	Enable/disable the C	H15 interrupt		
14	CH14	0	RW	CH14 Interrupt Enable
	Enable/disable the C	H14 interrupt		
13	CH13	0	RW	CH13 Interrupt Enable
	Enable/disable the C	H13 interrupt		
12	CH12	0	RW	CH12 Interrupt Enable
	Enable/disable the C	H12 interrupt		
11	CH11	0	RW	CH11 Interrupt Enable
	Enable/disable the C	H11 interrupt		

Bit	Name	Reset	Access	Description
10	CH10	0	RW	CH10 Interrupt Enable
	Enable/disable t	he CH10 interrupt		
9	CH9	0	RW	CH9 Interrupt Enable
	Enable/disable t	he CH9 interrupt		
8	CH8	0	RW	CH8 Interrupt Enable
	Enable/disable t	he CH8 interrupt		
7	CH7	0	RW	CH7 Interrupt Enable
	Enable/disable t	he CH7 interrupt		
6	CH6	0	RW	CH6 Interrupt Enable
	Enable/disable t	he CH6 interrupt		
5	CH5	0	RW	CH5 Interrupt Enable
	Enable/disable t	he CH5 interrupt		
4	CH4	0	RW	CH4 Interrupt Enable
	Enable/disable t	he CH4 interrupt		
3	CH3	0	RW	CH3 Interrupt Enable
	Enable/disable t	he CH3 interrupt		
2	CH2	0	RW	CH2 Interrupt Enable
	Enable/disable t	he CH2 interrupt		
1	CH1	0	RW	CH1 Interrupt Enable
	Enable/disable t	he CH1 interrupt		
0	CH0	0	RW	CH0 Interrupt Enable
	Enable/disable t	he CH0 interrupt		

28.5.23 LESENSE_SYNCBUSY - Synchronization Busy Register

														Bi	t Po	siti	on														
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	∞	7	9	5	4	က	2	_	0
							•						•			•								0		•					
																								R							
																								CMD							
	31	31	30 30 30	28 83 33 83 33	31 30 29 28 27	27 28 29 30 27 28 29 26 27 28 29 29 29 29 29 29 29 29 29 29 29 29 29	31 30 29 27 27 26 27 26 27 27	25 28 29 30 24 25 25 24 25 24 25 25 24 25 25 25 25 25 25 25 25 25 25 25 25 25	25 27 28 29 30 31 32 32 32 32 32 32 32 32 32 32 32 32 32	23 24 25 26 27 28 27 28 27 28 27 28 27 28 27 28 27 28 27 28 27 28 29 20 <th>22 23 24 25 25 25 25 25 25 25 25 25 25 25 25 25</th> <th>20 <</th> <th>20 82 82 82 83 83 84 84 84 84 84 84 84 84 84 84 84 84 84</th> <th>25 27 28 30 31 42 43 43 44 45 45 45 45 45 45 45 45 45 45 45 45</th> <th></th> <th></th> <th></th> <th>Bit Position E</th> <th></th> <th></th> <th></th> <th></th> <th></th> <th></th> <th>0 8 8 7 8 8 8 7 8 8 8 8 7 8 8 8 8 8 8 8</th> <th>30 22 23 24 25 25 25 25 25 27 27 28 28 27 28 29 30 40 40 40 40 40 40 40 40 40 40 40 40 40</th> <th>30 21 22 23 24 25 25 26 27 28 27 28 21 21 21 21 21 21 21 21 21 21</th> <th>30 20 21 22 23 24 25 26 27 28 29 20 20 20 20 20 20 20 20 20 20</th> <th>R 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1</th> <th>30 S S S S S S S S S S S S S S S S S S S</th> <th>R 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1</th>	22 23 24 25 25 25 25 25 25 25 25 25 25 25 25 25	20 <	20 82 82 82 83 83 84 84 84 84 84 84 84 84 84 84 84 84 84	25 27 28 30 31 42 43 43 44 45 45 45 45 45 45 45 45 45 45 45 45				Bit Position E							0 8 8 7 8 8 8 7 8 8 8 8 7 8 8 8 8 8 8 8	30 22 23 24 25 25 25 25 25 27 27 28 28 27 28 29 30 40 40 40 40 40 40 40 40 40 40 40 40 40	30 21 22 23 24 25 25 26 27 28 27 28 21 21 21 21 21 21 21 21 21 21	30 20 21 22 23 24 25 26 27 28 29 20 20 20 20 20 20 20 20 20 20	R 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	30 S S S S S S S S S S S S S S S S S S S	R 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1

Bit	Name	Reset	Access	Description
31:8	Reserved	To ensure con tions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
7	CMD	0	R	CMD Register Busy
	Set when the value w	ritten to CMD is	being synd	chronized.
6:0	Reserved	To ensure con tions	mpatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-

28.5.24 LESENSE_ROUTEPEN - I/O Routing Register (Async Reg)

Offset															Ві	t Po	siti	on														
0x064	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	=	10	6	∞	7	9	5	4	က	2	_	0
Reset			•		•		•		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Access									₽	₽	₩ N	₽	₩ N	S S	₩ N	₽	₩ M	₩ N	₩ N	₩ N	₩ M	₩ N	Z N	₩ M	₽	₩ N	S S	₽	₩ M	RW	₩ M	RW
Name									ALTEX7PEN	ALTEX6PEN	ALTEX5PEN	ALTEX4PEN	ALTEX3PEN	ALTEX2PEN	ALTEX1PEN	ALTEX0PEN	CH15PEN	CH14PEN	CH13PEN	CH12PEN	CH11PEN	CH10PEN	CH9PEN	CH8PEN	CH7PEN	CH6PEN	CH5PEN	CH4PEN	CH3PEN	CH2PEN	CH1PEN	CHOPEN

Bit Name Reset Access Description 31:24 Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Contions 23 ALTEX7PEN 0 RW ALTEX7 Pin Enable Set this bit to enable LESENSE ALTEX7 pin 22 ALTEX6PEN 0 RW ALTEX6 Pin Enable Set this bit to enable LESENSE ALTEX6 pin 21 ALTEX5PEN 0 RW ALTEX5 Pin Enable Set this bit to enable LESENSE ALTEX5 pin 20 ALTEX4PEN 0 RW ALTEX4 Pin Enable Set this bit to enable LESENSE ALTEX4 pin 19 ALTEX3PEN 0 RW ALTEX3 Pin Enable Set this bit to enable LESENSE ALTEX3 pin 18 ALTEX2PEN 0 RW ALTEX2 Pin Enable Set this bit to enable LESENSE ALTEX2 pin 17 ALTEX1PEN 0 RW ALTEX1 Pin Enable Set this bit to enable LESENSE ALTEX1 pin	خ خ
23 ALTEX7PEN 0 RW ALTEX7 Pin Enable Set this bit to enable LESENSE ALTEX7 pin 22 ALTEX6PEN 0 RW ALTEX6 Pin Enable Set this bit to enable LESENSE ALTEX6 pin 21 ALTEX5PEN 0 RW ALTEX5 Pin Enable Set this bit to enable LESENSE ALTEX5 pin 20 ALTEX4PEN 0 RW ALTEX4 Pin Enable Set this bit to enable LESENSE ALTEX4 pin 19 ALTEX3PEN 0 RW ALTEX3 Pin Enable Set this bit to enable LESENSE ALTEX3 pin 18 ALTEX2PEN 0 RW ALTEX2 Pin Enable Set this bit to enable LESENSE ALTEX2 pin 17 ALTEX1PEN 0 RW ALTEX1 Pin Enable	
Set this bit to enable LESENSE ALTEX7 pin 22 ALTEX6PEN 0 RW ALTEX6 Pin Enable Set this bit to enable LESENSE ALTEX6 pin 21 ALTEX5PEN 0 RW ALTEX5 Pin Enable Set this bit to enable LESENSE ALTEX5 pin 20 ALTEX4PEN 0 RW ALTEX4 Pin Enable Set this bit to enable LESENSE ALTEX4 pin 19 ALTEX3PEN 0 RW ALTEX3 Pin Enable Set this bit to enable LESENSE ALTEX3 pin 18 ALTEX2PEN 0 RW ALTEX2 Pin Enable Set this bit to enable LESENSE ALTEX2 pin 17 ALTEX1PEN 0 RW ALTEX1 Pin Enable	iven-
22 ALTEX6PEN 0 RW ALTEX6 Pin Enable Set this bit to enable LESENSE ALTEX6 pin 21 ALTEX5PEN 0 RW ALTEX5 Pin Enable Set this bit to enable LESENSE ALTEX5 pin 20 ALTEX4PEN 0 RW ALTEX4 Pin Enable Set this bit to enable LESENSE ALTEX4 pin 19 ALTEX3PEN 0 RW ALTEX3 Pin Enable Set this bit to enable LESENSE ALTEX3 pin 18 ALTEX2PEN 0 RW ALTEX2 Pin Enable Set this bit to enable LESENSE ALTEX2 pin 17 ALTEX1PEN 0 RW ALTEX1 Pin Enable	
Set this bit to enable LESENSE ALTEX6 pin 21 ALTEX5PEN 0 RW ALTEX5 Pin Enable Set this bit to enable LESENSE ALTEX5 pin 20 ALTEX4PEN 0 RW ALTEX4 Pin Enable Set this bit to enable LESENSE ALTEX4 pin 19 ALTEX3PEN 0 RW ALTEX3 Pin Enable Set this bit to enable LESENSE ALTEX3 pin 18 ALTEX2PEN 0 RW ALTEX2 Pin Enable Set this bit to enable LESENSE ALTEX2 pin 17 ALTEX1PEN 0 RW ALTEX1 Pin Enable	
21 ALTEX5PEN 0 RW ALTEX5 Pin Enable Set this bit to enable LESENSE ALTEX5 pin 20 ALTEX4PEN 0 RW ALTEX4 Pin Enable Set this bit to enable LESENSE ALTEX4 pin 19 ALTEX3PEN 0 RW ALTEX3 Pin Enable Set this bit to enable LESENSE ALTEX3 pin 18 ALTEX2PEN 0 RW ALTEX2 Pin Enable Set this bit to enable LESENSE ALTEX2 pin 17 ALTEX1PEN 0 RW ALTEX1 Pin Enable	
Set this bit to enable LESENSE ALTEX5 pin 20 ALTEX4PEN 0 RW ALTEX4 Pin Enable Set this bit to enable LESENSE ALTEX4 pin 19 ALTEX3PEN 0 RW ALTEX3 Pin Enable Set this bit to enable LESENSE ALTEX3 pin 18 ALTEX2PEN 0 RW ALTEX2 Pin Enable Set this bit to enable LESENSE ALTEX2 pin 17 ALTEX1PEN 0 RW ALTEX1 Pin Enable	
20 ALTEX4PEN 0 RW ALTEX4 Pin Enable Set this bit to enable LESENSE ALTEX4 pin 19 ALTEX3PEN 0 RW ALTEX3 Pin Enable Set this bit to enable LESENSE ALTEX3 pin 18 ALTEX2PEN 0 RW ALTEX2 Pin Enable Set this bit to enable LESENSE ALTEX2 pin 17 ALTEX1PEN 0 RW ALTEX1 Pin Enable	
Set this bit to enable LESENSE ALTEX4 pin 19 ALTEX3PEN 0 RW ALTEX3 Pin Enable Set this bit to enable LESENSE ALTEX3 pin 18 ALTEX2PEN 0 RW ALTEX2 Pin Enable Set this bit to enable LESENSE ALTEX2 pin 17 ALTEX1PEN 0 RW ALTEX1 Pin Enable	
19 ALTEX3PEN 0 RW ALTEX3 Pin Enable Set this bit to enable LESENSE ALTEX3 pin 18 ALTEX2PEN 0 RW ALTEX2 Pin Enable Set this bit to enable LESENSE ALTEX2 pin 17 ALTEX1PEN 0 RW ALTEX1 Pin Enable	
Set this bit to enable LESENSE ALTEX3 pin 18 ALTEX2PEN 0 RW ALTEX2 Pin Enable Set this bit to enable LESENSE ALTEX2 pin 17 ALTEX1PEN 0 RW ALTEX1 Pin Enable	
18 ALTEX2PEN 0 RW ALTEX2 Pin Enable Set this bit to enable LESENSE ALTEX2 pin 17 ALTEX1PEN 0 RW ALTEX1 Pin Enable	
Set this bit to enable LESENSE ALTEX2 pin 17 ALTEX1PEN 0 RW ALTEX1 Pin Enable	
17 ALTEX1PEN 0 RW ALTEX1 Pin Enable	
Set this bit to enable LESENSE ALTEX1 pin	
16 ALTEXOPEN 0 RW ALTEXO Pin Enable	
Set this bit to enable LESENSE ALTEX0 pin	
15 CH15PEN 0 RW CH15 Pin Enable	
Set this bit to enable LESENSE CH15 pin	
14 CH14PEN 0 RW CH14 Pin Enable	
Set this bit to enable LESENSE CH14 pin	
13 CH13PEN 0 RW CH13 Pin Enable	
Set this bit to enable LESENSE CH13 pin	
12 CH12PEN 0 RW CH12 Pin Enable	
Set this bit to enable LESENSE CH12 pin	
11 CH11PEN 0 RW CH11 Pin Enable	
Set this bit to enable LESENSE CH11 pin	

Bit	Name	Reset	Access	Description	
10	CH10PEN	0	RW	CH10 Pin Enable	
	Set this bit to enab	ole LESENSE CH	I0 pin		
9	CH9PEN	0	RW	CH9 Pin Enable	
	Set this bit to enab	ole LESENSE CH) pin		
8	CH8PEN	0	RW	CH8 Pin Enable	
	Set this bit to enab	ole LESENSE CH	3 pin		
7	CH7PEN	0	RW	CH7 Pin Enable	
	Set this bit to enab	ole LESENSE CH	7 pin		
6	CH6PEN	0	RW	CH6 Pin Enable	
	Set this bit to enab	ole LESENSE CH	3 pin		
5	CH5PEN	0	RW	CH5 Pin Enable	
	Set this bit to enab	ole LESENSE CH	5 pin		
4	CH4PEN	0	RW	CH4 Pin Enable	
	Set this bit to enab	ole LESENSE CH4	l pin		
3	CH3PEN	0	RW	CH3 Pin Enable	
	Set this bit to enab	ole LESENSE CH	3 pin		
2	CH2PEN	0	RW	CH2 Pin Enable	
	Set this bit to enab	ole LESENSE CH2	2 pin		
1	CH1PEN	0	RW	CH1 Pin Enable	
	Set this bit to enab	ole LESENSE CH	l pin		
0	CH0PEN	0	RW	CH0 Pin Enable	
	Set this bit to enab	ole LESENSE CHO) pin		
	<u> </u>	<u> </u>			 <u> </u>

28.5.25 LESENSE_STx_TCONFA - State Transition Configuration a (Async Reg)

Offset	Bit Position
0x100	1 1
Reset	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$
Access	X X
Name	PRSACT CHAIN MASK MASK COMP

				A A	SE	Heat 100	Ω Z	MA	00
Bit	Name	Reset	Access	Descriptio	n				
31:19	Reserved	To ensure co	mpatibility w	vith future de	vices	s, always	s write bits to 0. Mor	re information in	1.2 Conven-
18:16	PRSACT	0xX	RW	Configure	Tran	sition A	Action		
	Configure which action	n to perform w	hen sensor	state equals	COM	I P			
	DECCTRL_PRSCNT = 0								
	Mode	Value		Description					
	NONE	0		No PRS pu	Ises	generat	ed		
	PRS0	1		Generate p	ulse	on LESI	PRS0		
	PRS1	2		Generate p	ulse	on LESI	PRS1		
	PRS01	3		Generate p	ulse	on LESI	PRS0 and LESPRS	1	
	PRS2	4		Generate p	ulse	on LESI	PRS2		
	PRS02	5		Generate p	ulse	on LESI	PRS0 and LESPRS	2	
	PRS12	6		Generate p	ulse	on LESI	PRS1 and LESPRS	2	
	PRS012	7		Generate p	ulse	on LESI	PRS0, LESPRS1 ar	nd LESPRS2	
	DECCTRL_PRSCNT = 1								
	NONE	0		Do not coul	nt				
	UP	1		Count up					
	DOWN	2		Count down	n				
	PRS2	4		Generate p	ulse	on LESI	PRS2		
	UPANDPRS2	5		Count up a	nd ge	enerate	pulse on LESPRS2		
	DOWNANDPRS2	6		Count down	n and	l genera	ite pulse on LESPR	S2.	
15	SETIF	Х	RW	Set Interru	pt Fl	ag Enal	ble		
	Set interrupt flag wher	n sensor state	equals COM	1P					
14	CHAIN	Х	RW	Enable Sta	te D	escripto	or Chaining		
	When set, descriptor i	n the next loca	ition will also	be evaluate	ed				

Bit	Name	Reset	Access	Description
13	Reserved	To ensure tions	compatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
12:8	NEXTSTATE	0xXX	RW	Next State Index
	Index of next state	e to be entered if	ate equals COMP	
7:4	MASK	0xX	RW	Sensor Mask
	Set bit X to exclud	de sensor X from	evaluation.	
3:0	COMP	0xX	RW	Sensor Compare Value
	State transition is	triggered when	sensor state e	quals COMP

28.5.26 LESENSE_STx_TCONFB - State Transition Configuration B (Async Reg)

For more information about asynchronous registers see 4.3 Access to Low Energy Peripherals (Asynchronous Registers).

Offset		Bit Po	sition			
0x104	31 30 28 28 28 27 27 28 29 29 29 20 20 20 20 20 20 20 20 20 20 20 20 20	18 17 16	the state of the s	11 10 8	7 6 4	e 2 t
Reset		XX0	×	XXX0	XXO	XX
Access		RW	S. S.	RW	RW	RW
Name		PRSACT	SETIF	NEXTSTATE	MASK	COMP

				PRS,	SETI		NEX.	MAS	COM
Bit	Name	Reset	Access	Description	on				
31:19	Reserved	To ensure co	mpatibility v	vith future de	evice	s, alway	s write bits to 0. Mor	re information in	1.2 Conven-
18:16	PRSACT	0xX	RW	Configure	Trai	nsition A	Action		
	Configure which action	n to perform wh	hen sensor	state equals	CO	MP			
	DECCTRL_PRSCNT = 0								
	Mode	Value		Description	n				
	NONE	0		No PRS p	ulses	generat	ed		
	PRS0	1		Generate	pulse	on PRS	60		
	PRS1	2		Generate	pulse	on PRS	1		
	PRS01	3		Generate	pulse	on PRS	0 and PRS1		
	PRS2	4		Generate	pulse	on PRS	52		
	PRS02	5		Generate	pulse	on PRS	0 and PRS2		
	PRS12	6		Generate	pulse	on PRS	1 and PRS2		
	PRS012	7		Generate	pulse	on PRS	0, PRS1 and PRS2		
	DECCTRL_PRSCNT = 1								
	NONE	0		Do not cou	ınt				
	UP	1		Count up					
	DOWN	2		Count dow	/n				
	PRS2	4		Generate	pulse	on PRS	2		
	UPANDPRS2	5		Count up a	and g	jenerate	pulse on PRS2.		
	DOWNANDPRS2	6		Count dow	/n an	d genera	ate pulse on PRS2.		
15	SETIF	Х	RW	Set Interre	upt F	lag			
	Set interrupt flag whe	n sensor state	equals COM	ИP					
14:13	Reserved	To ensure co	mpatibility v	vith future de	evice	s, alway	s write bits to 0. Mor	re information in	1.2 Conven-

tions

Bit	Name	Reset	Access	Description
12:8	NEXTSTATE	0xXX	RW	Next State Index
	Index of next state to	be entered if the	sensor sta	ate equals COMP
7:4	MASK	0xX	RW	Sensor Mask
	Set bit X to exclude se	ensor X from ev	aluation.	
3:0	COMP	0xX	RW	Sensor Compare Value
	State transition is trigg	gered when sen	sor state e	quals COMP

28.5.27 LESENSE_BUFx_DATA - Scan Results (Async Reg)

Offset															Bi	t Po	siti	on														
0x200	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	9	6	8	7	9	2	4	က	2	_	0
Reset		•	•			•	•							>	XX	•		•	•		•	•	•	2000	OXXXX		•		•	•	•	•
Access														כ	צ										I M Y							
Name														0	DAIASKC										DAIA							

Bit	Name	Reset	Access	Description
31:20	Reserved	To ensure contions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
19:16	DATASRC	0xX	R	Result Data Source
	This bitfield contains t	he channel inde	x for the s	ensor result in DATA.
15:0	DATA	0xXXXX	RWH	Scan Result Buffer
	This bitfield contains t	he sensor resul	t.	

28.5.28 LESENSE_CHx_TIMING - Scan Configuration (Async Reg)

Offset															Bi	t Po	siti	on																	
0x240	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	7	10	<u> </u> ග	8	7	9	5	4	က	2	_	0			
Reset		,				,							>	XXXX	•			,					XXX0			•			3	XXX		<u>.</u>			
Access													Š	≩ Y									X N					RW 0xxx							
Name														MEASUREDLY									SAMPLEDLY					XXX0							

Bit	Name	Reset	Access	Description											
31:24	Reserved	To ensure co	mpatibility (with future devices, always write bits to 0. More information in 1.2 Conven-											
23:14	MEASUREDLY	0xXXX	RW	Set Measure Delay											
	Configure measure delay. Sensor measuring is delayed for MEASUREDLY EXCLK cycles.														
13:6	SAMPLEDLY	0xXX	RW	Set Sample Delay											
	Configure sample de	elay. Sampling w	ill occur aft	er SAMPLEDLY SAMPLECLK cycles.											
5:0	EXTIME	0xXX	RW	Set Excitation Time											
	Configure excitation	time. Excitation	will last EX	TIME EXCLK cycles.											

28.5.29 LESENSE_CHx_INTERACT - Scan Configuration (Async Reg)

	•	•					•	,	
Offset						Ві	it Position		
0x244	30 29 28 27	25 24 25 26 23 23 23 23 23 23	21	20	19	18	6	13	11 10 8 8 7 7 8 8 7 1 0 0 0
Reset			×	×	×	XX	0XX	XX0	XXXX
Access			₹	ZW W	Z.	S.	RW	A W	XX X
Name			ALTEX	SAMPLECLK	EXCLK	EXMODE	SETIF	SAMPLE	THRES
Bit	Name	Reset	Ac	ces	s	Descrip	otion		
31:22	Reserved	To ensure contions	npati	bility	y wii	th future	devices, al	ways wr	ite bits to 0. More information in 1.2 Conven-
21	ALTEX	Х	RV	V		Use Alt	ernative Ex	cite Pin	
	If set, alternative ex	cite pin will be use	d fo	r ex	citat	ion			
20	SAMPLECLK	Χ	RV	V		Select (Clock Used	for Tim	ing of Sample Delay
	This bit is used to co	onfigure which clo	ck is	use	ed fo	or timing	of SAMPLE	DLY	
	Value	Mode				Descript	tion		
	0	LFACLK				LFACLK	will be use	d for tim	ing
	1	AUXHFRCO				AUXHFI	RCO will be	used fo	r timing
19	EXCLK	Х	RV	V		Select (Clock Used	for Exc	itation Timing
	This bit is used to co	onfigure which clo	ck is	use	ed fo	or timing	of EXTIME	and ME	ASUREDLY
	Value	Mode				Descript	tion		
	0	LFACLK				LFACLK	will be use	d for tim	ing
	1	AUXHFRCO				AUXHFI	RCO will be	used fo	r timing
18:17	EXMODE	0xX	RV	V		Set GPI	O Mode		
	GPIO mode for the 13	excitation phase o	f the	sca	an s	equence	e. Note that	DACOU	T is only available on channels 4, 5, 7, 10, 12,
	Value	Mode				Descript	tion		
	0	DISABLE				Disable	d		
	1	HIGH				Push Ρι	ıll, GPIO is (driven hi	igh
	2	LOW				Push Pu	ıll, GPIO is o	driven lo	ow .
	3	DACOUT			,	VDAC o	output		
16:14	SETIF	0xX	RV	V		Enable	Interrupt G	eneratio	on
	Select interrupt gen	eration mode for C	Нх	inter	rup	t flag.			
	Value	Mode				Descript	tion		

Bit	Name	Reset	Access	Description
	0	NONE		No interrupt is generated
	1	LEVEL		Set interrupt flag if the sensor triggers.
	2	POSEDGE		Set interrupt flag on positive edge of the sensor state
	3	NEGEDGE		Set interrupt flag on negative edge of the sensor state
	4	BOTHEDGE	S	Set interrupt flag on both edges of the sensor state
13:12	SAMPLE	0xX	RW	Select Sample Mode
	Select measurer	nent to be used for	evaluation	
	Value	Mode		Description
	0	ACMPCOUN	IT	Counter output will be used in evaluation
	1	ACMP		ACMP output will be used in evaluation
	2	ADC		ADC output will be used in evaluation
	3	ADCDIFF		Differential ADC output will be used in evaluation
11:0	THRES	0xXXX	RW	ACMP Threshold or VDAC Data
	Set threshold us	ed for ACMP, or dat	a used in VI	DAC conversion.

28.5.30 LESENSE_CHx_EVAL - Scan Configuration (Async Reg)

Offset									Bi	t Po	sition											
0x248	30 30 29	28	26	25	23	22	20	6 8	17	16	5 4	13	7 5	: 0	o o	0 /	. (2	4	٠,	2	- 0
Reset			1		1	XXO	×	XXO	×	×		1				0xxxxx		1				
Access						A W	W.	₩ M	Z.	₩ M						RWH						
Name						MODE	SCANRESINV	STRSAMPLE	DECODE	COMP						COMPTHRES						
Bit	Name			Reset		Ac	ces	s Des	crip	tion	1											
31:23	Reserved			To ens	sure	compati	bility	/ with fu	ture	dev	rices, a	way	s write	bits t	o 0. M	lore i	nfor	mati	ion i	n 1.	2 Co	nven-
22:21	MODE			0xX		RV	/	Con	figu	ıre E	Evaluat	ion l	Vlode									
	Select which	ct which evaluation mode to be used on the measurement result B. Mode Description																				
	Value			Mode				Des	cript													
	0			THRE	S		Description Threshold comparison is used to evaluate sensor result															
	1			SLIDI	NGW	/IN		Slidi	ng v	vind	ow is u	sed t	o eval	uate s	sensoi	resu	ult					
	2			STEP	DET			Step	det	tecti	on is us	ed to	o evalu	ate s	ensor	resu	ılt					
20	SCANRES	INV		Х		RV	/	Ena	ble	Inve	ersion	of Re	sult									
	If set, the b	oit store	d in	SCANF	RES	will be ir	ver	ted.														
19:18	STRSAMP	LE		0xX		RV	/	Ena	ble	Sto	ring of	Sen	sor Sa	mple	in Re	sult	But	ffer				
	If set, the s	sensor s	amp	ole valu	e wil	l be stor	ed a	and avai	lable	e in	the res	ult bu	uffer									
	Value			Mode				Des	cript	ion												
	0			DISAE	BLE			Noth	ning	will	be stor	ed in	the re	sult b	uffer.							
	1			DATA				The	sen	sor	sample	data	will be	e stor	ed in t	he re	esul	t buf	fer.			
	2			DATAS	SRC			The sam			urce (i.	e., th	e char	nel) v	will be	store	ed a	long	side	e the	e ser	sor
17	DECODE			Х		RV	/	Sen	d R	esu	t to De	code	er									
	If set, the r	esult fro	m th	nis char	nel	will be s	hifte	ed into th	ne d	eco	der regi	ster.										
16	COMP			Х		RV	/	Sele	ect N	/lod	e for T	res	hold C	omp	arisor	1						
	Set compa	re mode	e for	thresho	old c	omparis	ons	(CHx_I	NTE	RA	CT_SA	MPL	E != A(CMP	and C	Hx_E	ΞVΑ	L_M	ODI	E =:	= TH	RES).
	Value			Mode				Des	cript	ion												
	0			LESS				Con	npar	ison	evalua	tes t	o 1 if s	enso	data	is les	ss th	nan (CON	ΙРΤ	HRE	S.
	1			GE				Con			evalua ES.	tes t	o 1 if s	enso	r data	is gr	eate	er tha	an o	r ec	qual t	0

Bit	Name	Reset	Access	Description
15:0	COMPTHRES	0xXXXx	RWH	Decision Threshold for Sensor Data
	bitfield is written by L	ESENSE, and o	contains th	ed to configure threshold used for comparison. In step detection mode, this e value from previous sensor measurement. In sliding window mode, this window base for the given channel.

29. GPCRC - General Purpose Cyclic Redundancy Check



Quick Facts

What?

The GPCRC is an error-detecting module commonly used in digital networks and storage systems to detect accidental changes to data.

Why?

The GPCRC module can detect errors in data, giving a higher system reliability and robustness.

How?

Blocks of data entering GPCRC module can have a short checksum, based on the remainder of a polynomial division of their contents; on retrieval the calculation is repeated, and corrective action can be taken against presumed data corruption if the check values do not match.

29.1 Introduction

The GPCRC module is a slave peripheral that implements a Cyclic Redundancy Check (CRC) function. It supports both 32-bit and 16-bit polynomials. The supported 32-bit polynomial is 0x04C11DB7(IEEE 802.3), while the 16-bit polynomial can be programmed to any value, depending on the needs of the application. Common 16-bit polynomials are 0x1021 (CCITT-16), 0x3D65 (IEC16-MBus), and 0x8005 (zigbee, 802.15.4, and USB).

29.2 Features

- Programmable 16-bit polynomial, fixed 32-bit polynomial
- Byte-level bit reversal for the CRC input
- Byte-order reorientation for the CRC input
- · Word or half-word bit reversal of the CRC result
- · Ability to configure and seed an operation in a single register write
- · Single-cycle CRC computation for 32-, 16-, or 8-bit blocks
- · DMA operation

29.3 Functional Description

An overview of the GPCRC module is shown in Figure 29.1 GPCRC Overview on page 999.





Figure 29.1. GPCRC Overview

29.3.1 Polynomial Specification

POLYSEL in GPCRC_CTRL selects between 32-bit and 16-bit polynomial functions. When a 32-bit polynomial is selected, the fixed IEEE 802.3 polynomial(0x04C11DB7) is used. When a 16-bit polynomial is selected, any valid polynomial can be defined by the user in GPCRC_POLY.

A valid 16-bit CRC polynomial must have an x^16 term and an x^0 term. Theoretically, a 16-bit polynomial has 17 terms total. The convention used is to omit the x^16 term. The polynomial should be written in **reversed** (little endian) bit order. The most significant bit corresponds to the lowest order term. Thus, the most significant bit in CRC_POLY represents the x^0 term, and the least significant bit in CRC_POLY represents the x^15 term. The highest significant bit of CRC_POLY should always set to 1. The polynomial representation for the CRC-16-CCIT polynomial $x^16 + x^12 + x^5 + 1$, or 0x8408 in reversed order, is shown in Figure 29.2 Polynomial Representation on page 1000.



CRC-16-CCITT Normal: 0x1021 Reversed: 0x8408

Figure 29.2. Polynomial Representation

29.3.2 Input and Output Specification

The CRC input data can be written to the GPCRC_INPUTDATA, GPCRC_INPUTDATAHWORD or GPCRC_INPUTDATABYTE register via the APB bus based on different data size. If BYTEMODE in GPCRC_CTRL is set, only the least significant byte of the data word will be used for the CRC calculation no matter which input register is written. There are also three output registers for different ordering. Reading from GPCRC_DATA will get the result based on the polynomial in reversed order, while reading from GPCRC_DATAREV will get the result based on the polynomial in normal order. The CRC calculation needs one clock cycle, reading from GPCRC_DATA, GPCRC_DATAREV or GPCRC_DATABYTEREV register or writting to GPCRC_CMD register is halted while the calculation is in progress.

29.3.3 Initialization

The CRC can be pre-loaded or re-initialized by first writing a 32-bit programmable init value to INIT in GPCRC_INIT and then setting INIT in GPCRC_CMD. It can also be re-initialized automatically when read from DATA, DATAREV or DATABYTEREV provided that AUTOINIT in GPCRC_CTRL is set, the CRC would be re-initialized with the stored init value.

29.3.4 DMA Usage

A DMA channel may be used to transfer data into the CRC engine. All bytes and half-word writes must be word-aligned. The recommended DMA usage model is to use the DMA to transfer all avaliable words of data and use software writes to capture any remaining bytes.

29.3.5 Byte-Level Bit Reversal and Byte Reordering

The byte-level bit reversal and byte reordering operations occur before the data is used in the CRC calculation. Byte reordering can occur on words or half words. The hardware ignores the BYTEREVERSE field with any byte writes or operations with byte mode enabled (BYTEMODE = 1), but the bit reversal settings (BITREVERSE) are still applied to the byte. 32-bit little endian MSB-first data can be treated like 32-bit little endian LSB-first data, as shown in Figure 29.3 Data Ordering Example - 32-bit MSB -first to LSB-first on page 1001. In this example, 32-bit data is written to GPCRC_INPUTDATA, BYTEREVERSE is set for byte ordering, and BITREVERSE is set for byte-level bit reversal.




Figure 29.3. Data Ordering Example - 32-bit MSB -first to LSB-first

When handling 16-bit data, the byte reordering function only swap the two lowest bytes and clear the two highest bytes, as shown in Figure 29.4 Data Ordering Example - 16-bit MSB -first to LSB-first on page 1002. In this example, 16-bit data is written to GPCRC_IN-PUTDATAHWORD, BYTEREVERSE is set for byte ordering, and BITREVERSE is set for byte-level bit reversal.




Figure 29.4. Data Ordering Example - 16-bit MSB -first to LSB-first

Assuming a word input byte order of B3 B2 B1 B0, the values used in the CRC calculation for the various settings of the byte-level bit reversal and byte reordering are shown in Table 29.1 Byte-Level Bit Reversal and Byte Reordering Results (B3 B2 B1 B0 Input Order) on page 1002.

Table 29.1. Byte-Level Bit Reversal and Byte Reordering Results (B3 B2 B1 B0 Input Order)

Input Width(bits)	BYTEREVERSE Setting	BITREVERSE Setting	Input to CRC Calculation
32	0	0	B3 B2 B1 B0
32	1	1	'B0 'B1 'B2 'B3
32	1	0	B0 B1 B2 B3
32	0	1	'B3 'B2 'B1 'B0
16	0	0	XX XX B1 B0
16	1	1	XX XX 'B0 'B1
16	1	0	XX XX B0 B1
16	0	1	XX XX 'B1 'B0
8	-	0	XX XX XX XX B0
8	-	1	XX XX XX XX 'B0

BYTEREVERSE Setting	BITREVERSE Setting	Input to CRC Calculation
care".		
within the word.		
ed byte field within the word.		
	care". within the word.	care". within the word.

29.4 Register Map

The offset register address is relative to the registers base address.

Offset	Name	Туре	Description
0x000	GPCRC_CTRL	RW	Control Register
0x004	GPCRC_CMD	W1	Command Register
0x008	GPCRC_INIT	RWH	CRC Init Value
0x00C	GPCRC_POLY	RW	CRC Polynomial Value
0x010	GPCRC_INPUTDATA	W	Input 32-bit Data Register
0x014	GPCRC_INPUTDATAHWORD	W	Input 16-bit Data Register
0x018	GPCRC_INPUTDATABYTE	W	Input 8-bit Data Register
0x01C	GPCRC_DATA	R	CRC Data Register
0x020	GPCRC_DATAREV	R	CRC Data Reverse Register
0x024	GPCRC_DATABYTEREV	R	CRC Data Byte Reverse Register

29.5 Register Description

29.5.1 GPCRC_CTRL - Control Register

Offset															Bi	t Po	siti	on														
0x000	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	2	4	က	2	_	0
Reset			•		•		•	•											0			0	0	0				0			•	0
Access																			R.			₽	₩ N	₩ N				₽				W.
Name																			AUTOINIT			BYTEREVERSE	BITREVERSE	BYTEMODE				POLYSEL				Z
Bit	Ma	me					Po	set			۸۵	cess		Doc	crip	tion																

				AUTO BYTEF
Bit	Name	Reset	Access	Description
31:14	Reserved	To ensure co	mpatibility (with future devices, always write bits to 0. More information in 1.2 Conven-
13	AUTOINIT	0	RW	Auto Init Enable
	Enables auto init by TEREV.	re-seeding the C	CRC result I	based on the value in INIT after reading of DATA, DATAREV or DATABY-
12:11	Reserved	To ensure co tions	mpatibility (with future devices, always write bits to 0. More information in 1.2 Conven-
10	BYTEREVERSE	0	RW	Byte Reverse Mode
	Allows byte level rev	verse of bytes B3	8, B2, B1, B	30 within the 32-bit data word
	Value	Mode		Description
	0	NORMAL		No reverse: B3, B2, B1, B0
	1	REVERSED		Reverse byte order. For 32-bit: B0, B1, B2, B3; For 16-bit: 0, 0, B0, B1
9	BITREVERSE	0	RW	Byte-level Bit Reverse Enable
	Reverses bits within	each byte of the	: 32-bit data	a word
	Value	Mode		Description
	0	NORMAL		No reverse
	1	REVERSED		Reverse bit order in each byte
8	BYTEMODE	0	RW	Byte Mode Enable
	Treats all writes as I	oytes. Only the le	ast signific	ant byte of the data-word will be used for CRC calculation for all writes
7:5	Reserved	To ensure co	mpatibility (with future devices, always write bits to 0. More information in 1.2 Conven-
4	POLYSEL	0	RW	Polynomial Select
	Selects 16-bit CRC	programmable p	olynomial o	or 32-bit CRC fixed polynomial
	Value	Mode		Description
	0	CRC32		CRC-32 (0x04C11DB7) polynomial selected
	1	16		16-bit CRC programmable polynomial selected

Bit	Name	Reset	Access	Description
3:1	Reserved	To ensure o	compatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
0	EN	0	RW	CRC Functionality Enable
	Enables CRC fui	nctionality.		
	Value	Mode		Description
	0	DISABLE		Disable CRC function. Reordering function is available, only BITRE- VERSE and BYTEREVERSE bits are configurable in this mode
	1	ENABLE		Writes to inputdata registers result in CRC operations

29.5.2 GPCRC_CMD - Command Register

Offset															Bi	t Po	sitio	on														
0x004	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	7	10	ဝ	8	7	9	2	4	က	2	_	0
Reset		•	•					•	•		•		•	•			•									•						0
Access																																W
Name																																<u>L</u>

Bit	Name	Reset	Access	Description
31:1	Reserved	To ensure co tions	mpatibility (with future devices, always write bits to 0. More information in 1.2 Conven-
0	INIT	0	W1	Initialization Enable
	Writing 1 to this bit in	itialize the CRC	by writing	the INIT value in CRC_INIT to CRC_DATA.

29.5.3 GPCRC_INIT - CRC Init Value

Offset															Bi	t Pc	siti	on														
0x008	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	ω	7	9	5	4	က	2	_	0
Reset																	nnnnnnnn															
Access																	E 2 Y															
Name																E	<u> </u>															

Bit	Name	Reset	Access	Description
31:0	INIT	0x00000000	RWH	CRC Initialization Value
	This value is loaded in	nto CRC_DATA	upon issuir	ng the INIT command in CRC_CMD

29.5.4 GPCRC_POLY - CRC Polynomial Value

Offset															Bi	t Po	siti	on														
0x00C	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	2	4	က	2	_	0
Reset						•	•			•			•	•	•				•					0000	00000	•	•			'		
Access																								Ž.	2							
Name																								>								

Bit	Name	Reset	Access	Description
31:16	Reserved	To ensure co tions	mpatibility (with future devices, always write bits to 0. More information in 1.2 Conven-
15:0	POLY	0x0000	RW	CRC Polynomial Value

This value defines 16-bit POLY, which is used as the polynomial during the 16-bit CRC calculation. The polynomial is defined in reversed representation, meaning that the lowest degree term is in the highest bit position of POLY. Additionally, the highest degree term in the polynomial is implicit. Further examples of the CRC configuration can be found in the documentation.

29.5.5 GPCRC_INPUTDATA - Input 32-bit Data Register

Offset															Bi	t Po	siti	on														
0x010	31	30	29	28	27	26	25	24	23	22	21	20	19	8	17	16	15	4	13	12	7	9	6	ω	7	9	5	4	က	2	_	0
Reset		00000000000000000000000000000000000000																														
Access																}	>															
Name																ATACT! ICIN	לוגטוס ואוו															

Bit	Name	Reset	Access	Description
31:0	INPUTDATA	0x00000000	W	Input Data for 32-bit
	CRC Input 32-bit Data	can be written	to this regi	ster. Each time this register is written, the CRC value is updated.

29.5.6 GPCRC_INPUTDATAHWORD - Input 16-bit Data Register

Offset	Bit	Position
0x014	1	2 2 4 8 2 7 7 0 0 8 7 0 0 4 8 7 - 0
Reset		0000×0
Access		≥
Name		INPUTDATAHWORD
Bit	Name Reset Access Descripti	on

Bit	Name	Reset	Access	Description
31:16	Reserved	To ensure contions	mpatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
15:0	INPUTDATAHWORD	0x0000	W	Input Data for 16-bit
	CRC Input 16-bit Data	a can be written	to this regi	ster. Each time this register is written, the CRC value is updated.

29.5.7 GPCRC_INPUTDATABYTE - Input 8-bit Data Register

Offset															Bi	t Po	siti	on														
0x018	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	=	10	6	80	7	9	5	4	က	2	_	0
Reset		•	•	•						•		•	•		•	•	•						•	•			•		00X0		·	
Access																													>			
Name																													INPUTDATABYTE			

Bit	Name	Reset	Access	Description
31:8	Reserved	To ensure cor tions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
7:0	INPUTDATABYTE	0x00	W	Input Data for 8-bit
	CRC Input 8-bit Data	can be written to	o this regis	ter. Each time this register is written, the CRC value is updated.

29.5.8 GPCRC_DATA - CRC Data Register

Offset															Bi	t Po	siti	on														
0x01C	31	30	29	28	27	26	25	24	23	22	21	20	19	8	17	16	15	14	13	12	7	10	6	∞	7	9	5	4	က	2	_	0
Reset		000000000000000000000000000000000000000																														
Access																۵	۷															
Name																TV C	֡֝֝֟֝֟֝֟֝֝֟֝֟֝֝֟֝֟ ֓															

Bit	Name	Reset	Access	Description
31:0	DATA	0x00000000	R	CRC Data Register

CRC Data Register, read only. The CRC data register may still be indirectly written from software, by writing the INIT register and then issue an INITIALIZE command.

29.5.9 GPCRC_DATAREV - CRC Data Reverse Register

Offset															Bi	t Po	siti	on														
0x020	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	5	4	က	2	_	0
Reset		00000000000000000000000000000000000000																														
Access																٥	צ															
Name																\	DAIAREV															

Bit	Name	Reset	Access	Description
31:0	DATAREV	0x00000000	R	Data Reverse Value

Bit reversed version of CRC Data register. When a 32-bit CRC polynomial is selected, the reversal occurs on the entire 32-bit word. When a 16-bit CRC polynomial is selected, the bits [15:0] are reversed.


29.5.10 GPCRC_DATABYTEREV - CRC Data Byte Reverse Register

Offset															Bit F	ositi	on														
0x024	31	30	29	78	27	56	25	24	23	22	21	20	6 5	<u>0</u>	17	15	14	13	12	7	19	6	8	7	9	5	4	က	2	_	0
Reset		0000000×0																													
Access		α																													
Name		DATABYTEREV																													
Bit	Na	me				ا	Res	set			Acc	cess	De	esc	criptio	n															
04.0		TAD	VTE	חבע	,		00	000	000						D. 4-	D		\/-!													

=	Bit	Name	Reset	Access	Description
3	1:0	DATABYTEREV	0x00000000	R	Data Byte Reverse Value
		•		•	en a 32-bit CRC polynomial is selected, the bytes are swizzled to {B0, B1, ted, the bytes are swizzled to {0, 0, B0, B1}.

30. CRYPTO - Crypto Accelerator





Quick Facts

What?

A fast and energy efficient autonomous hardware accelerator for AES encryption and decryption with 128- or 256-bit keys, ECC over prime and binary Galois finite fields, SHA-1, SHA-224 and SHA-256.

Why?

Efficient cryptography with little or no CPU intervention helps to meet the speed and energy demands of the application. Hardware implementations are generally more secure against side-channel attacks than software implementations.

How?

Programmable sequences of instructions on big numbers allow fast processing with little CPU intervention. Furthermore, CRYPTO is linked to the Buffer Controller (BUFC), thus enabling fast and efficient autonomous cipher operations on data buffer content.

30.1 Introduction

The CRYPTO module allows efficient acceleration of common cryptographic operations and allows these to be used efficiently with a low CPU load. Operations performed by CRYPTO can be set up as a sequence of instructions on a set of 128-bit, 256-bit or 512-bit registers to implement or accelerate Elliptic Curve Cryptography (ECC), SHA-1, SHA-224, SHA-256, and various block cipher modes based on the Advanced Encryption Standard, also known as AES (FIPS-197).

CRYPTO is capable of autonomously fetching data, performing cipher operations and storing data across multiple blocks. When the source data is not a multiple of 16 bytes (128 bits), Zero-padding can be included in the last block. Block operations such as Counter Mode (CTR), Electronic Code Book (ECB), Cipher Block Chaining (CBC), Cipher Feedback (CFB) and Output Feedback (OFB) are easily implemented. Block Cipher modes of operation such as Electronic Code Book (ECB), Counter Mode (CTR), Cipher Block Chaining (CBC), CBC-MAC (CBC Message Authentication Code), CCM (Counter with CBC-MAC) and GCM (Galois Counter mode) are easily implemented.

CRYPTO is delivered with an extensive software library in Simplicity Studio that implements all major cryptographic algorithms, including but not limited to AES, SHA-1, SHA-2, ECC, and legacy algorithms DES, 3DES, MD4, MD5 and RC4. The implementation accelerates the algorithms using CRYPTO when possible.

30.2 Features

- · Efficient AES core
 - Encryption/decryption using 128-bit key (54 clock cycles) or 256-bit key (75 clock cycles)
 - · Key buffer
 - Supports autonomous cipher block modes (e.g. ECB, CTR, CBC, PCBC, CFB, CBC-MAC, GMAC, CCM, CCM* and GCM) across multiple blocks
- Accelerated SHA-1, SHA-224 and SHA-256
- Accelerated Elliptic Curve Cryptography (ECC)
 - · Binary and Prime fields
 - Supports NIST recommended curves: P-192, P-224, P-256, K-163, K-233, B-163, and B-233
- · Galois/Counter Mode (GCM)
 - · ALU operations on GCM GF(2^128) field
- Flexible 256-bit ALU and sequencer
 - 5 general purpose 256-bit registers
 - · Supports ADD, SUB, MUL, shift, XOR, etc.
 - Up to 20 instructions can be chained to implement various block cipher modes
- · Efficient operation
 - · Automatic data loading and storing from registers (through BUFC, the buffer controller)
 - · DMA request signals for data read and write
 - · Optional XOR Data write
 - · Interrupt on finished operations
- · Extensive software support
 - · Extensive software library in Simplicity Studio
 - Implements all major cryptographic algorithms: AES, SHA-1, SHA-2, and ECC
 - · Implements legacy algorithms: DES, 3DES, MD4, MD5, and RC4
 - · Hardware accelerated when possible

30.3 Usage and Programming Interface

Many security systems fail due to mistakes in the implementation. Therefore implementations should be left to experts in cryptographic algorithms.

To solve this, the module is supported by an hardened cryptography software library and API delivered through Silicon Labs' Simplicity Studio. The software API is a frontend for performing all supported cryptographic operations both for radio-protocols and applications, and must be used to receive prompt support.

30.4 Functional Description

A block diagram of the CRYPTO module is shown in Figure 30.1 CRYPTO Overview on page 1012.




Figure 30.1. CRYPTO Overview

30.4.1 Data and Key Registers

The CRYPTO module contains five 256-bit registers. Accelerators are implemented through instructions operating on these registers, either by copying data between registers and external components like the BUFC or through DMA, or by executing instructions on the registers.

Depending on the instruction, the registers can be accessed as 128-bit, 256-bit or 512-bit registers. The registers can also be accessed through different interface registers to achieve different results.

When writing to and reading from the CRYPTO_DATAx, CRYPTO_KEY, CRYPTO_KEYBUF, CRYPTO_DDATAx and CRYPTO_QDATAx registers, the least significant part is accessed first and the most significant part last, see Figure 30.2 CRYPTO Data and Key Register Operation on page 1014. The same is the case for the XOR and byte-access registers for DATA0 and DATA1. It is important to note that some of the 256-bit registers are composed of the 128-bit registers, and both the 512-bit registers are composed of the 256-bit registers.

Note: From here on, the 128, 256 and 512-bit registers are named DATAx, DDATAx, QDATAx, etc, And the access-points to these registers are named CRYPTO_DATAx, CRYPTO_DDATAx, CRYPTO_QDATAx, etc.

DATA0 can be accessed through CRYPTO_DATA0 (32-bit), CRYPTO_DATA0XOR (32-bit), CRYPTO_DATA0BYTE (8-bit) and CRYPTO_DATA0XORBYTE (8-bit). Direct access to bytes 12 - 15 is available through CRYPTO_DATA0BYTE12-15 (8-bit). The DATA0XOR (in CRYPTO_DATA0XOR) is used for XOR'ing a value with the current value in DATA0. This is used in a large variety of block cipher modes. All of these registers operate on DATA0.

DATA1 can be accessed through CRYPTO_DATA1 (32-bit) and CRYPTO_DATA1BYTE (8-bit).

The remaining data registers have regular 32-bit access through their respective registers. Note that all data registers require a full read or write to be fully accessed. This means that the 128-bit registers need four 32-bit reads/writes, the 256-bit registers need 8 reads/writes and the 512-bit registers need 16 reads/writes. For a read, if all read accesses are not done, the register will end up as a shifted version of the original value.

Note: For byte-wise data accesses (DDATAxBYTE, DATAxBYTE, etc.), all reads and writes must be performed in groups of 4, due to internal buffering and shifting of 32 bits at a time. Accessing a number of bytes that is not a multiple of four can cause data incoherency in all of the data registers.

The KEY and KEYBUF registers are 256 bit wide when AES256 is set in CRYPTO_CTRL. Else they are 128 bit wide. When used as a part of DDATAx and QDATAx, they are always 256 bit wide.

The registers DDATA0BIG and QDATA1BIG produce byte-swapped versions of DDATA0 and QDATA1 respectively. These may be used when a computation requires byte-swapping. An example of this is SHA computation, where data needs to be changed to big endian before CRYPTO can work with it. Little endian data is then loaded in through QDATA1BIG and the resulting little endian hash can be read out from DDATA0BIG, see 30.4.5 SHA.

Except for KEYBUF, the contents of all data registers are lost when going to EM2.




Figure 30.2. CRYPTO Data and Key Register Operation

30.4.1.1 DATA0 Zero

DATA0ZERO in CRYPTO_DSTATUS contains status flags indicating if any 32-bit blocks within DATA0 is 0. For example, if DATA0[95:64] is equal to 0x00000000, ZERO64TO95 is set.

30.4.1.2 DDATA0 and DDATA1 Quick Observation

DDATA0LSBS in CRYPTO_DSTATUS shows the 4 least significant bits in DDATA0MSBS in CRYPTO_DSTATUS shows the 4 most significant bits of DDATA0, while DDATA1MSB in CRYPTO_DSTATUS shows the msb of DDATA1. These observation bitfields are useful for determining the sign of the value in the data registers without having to read out the full register data register values

The 4 bits observed by DDATA0MSBS will change depending on RESULTWIDTH in CRYPTO_WAC. When using 260-bit results, DDATA0MSBS shows bits 259-256, when using 256-bit results, it is bits 255-252, and for 128-bit results, bits 127-124 can be observed. When RESULTWIDTH is 260 bits, the 4 most significant bits, e.g. bits 259-256 are also available in CRYPTO_DDATA0BYTE32, where they can also be written. Using this register is the only way of inputting the upper 4 bits of a 260-bit number to CRYPTO.

30.4.1.3 Result Width

RESULTWIDTH in CRYPTO_WAC determines the width of the operation when performing arithmetic/shift instructions with CRYPTO. Using less wide results will reduce the current consumption of the CRYPTO module. The higher-order bits that are beyond the selected result width are ignored in the computation of arithmetic/shift operations, however, these higher-order bits will be undefined in the result of such instructions.

When RESULTWIDTH=260BIT, all DDATA registers effectively become 260 bits wide, so that the upper 4 bits are not lost when transferring data from DDATA0 to the other DDATA registers. Likewise, the arithmetic/shift instructions shall consider the full 260-bit values of DDATA0-DDATA4 when used as operation inputs. Note that DDATA0 is the only 260-bit register of which MSBs can be observed/written. The upper 4 bits are observed through DDATA0MSBS in CRYPTO_DSTATUS or through CRYPTO_DDATA0BYTE32. For all DDATAx registers, the extra MSBs are cleared when DDATAx is written. Furthermore, for a particular x, a write to DDATAx or any of its aliased registers will cause DDATAX MSBs to be cleared. Note, writing to KEY/KEYBUF will only clear MSBs of DDATA1/DDATA4 when AES256 mode is set. Likewise, writing to DATA0/DATA2 will not clear DDATA2/DDATA3 MSBs.

Since the DATA0-DATA3 registers are always 128-bit, all bit positions greater than 128 are interpreted as 0 when RESULTWIDTH is greater than 128 bits. However, the assignment instructions DATAxTODDATAy will not zero-out the upper 128 bits of the DDATAy target. Instead, those upper words become undefined after such operations.

30.4.2 Instructions and Execution

The CRYPTO module implements a set of instructions in order to load and manipulate data effectively. These instructions are grouped into four types:

- ALU instructions arithmetic and logical bitwise operations
- Transfer instructions moving data between registers and external peripherals like DMA and the BUFC
- Conditional instructions conditionally execute instructions based on context
- Special instructions various crypto and support instructions

A single instruction can be executed by writing INSTR in CRYPTO_CMD. This will execute the instruction, and the interface of CRYP-TO will be locked until the execution has completed. Multiple commands can safely be issued after each other by the CPU as long as NOBUSYSTALL in CRYPTO_CTRL is not set. If CRYPTO gets a new command or a data access request while busy it will then stall the bus, and execute the new command as soon as it is done with the previous one. Note, there are some exceptions to this rule. For example, see 30.4.8 DMA.

Stalling of the bus can be disabled by setting NOBUSYSTALL in CRYPTO_CTRL, however manipulating (reading or writing) registers while running an instruction will result in undefined behaviour. Additionally, if NOBUSYSTALL=0 and a new command or data access request is made while the CRYPTO is simultaneously performing a data transfer instruction, it is possible for system lockup due to bus stalling loops. The safest approach is to always check if an instruction is running by looking at INSTRRUNNING in CRYPTO_STATUS.

Note that this automatic stalling feature does not apply to automated CRYPTO instruction sequences (described next), since there may be cycle delays between individual instructions for which bus accesses are not prevented. For sequences, always check the SEQRUNNING status bit or the SEQDONE interrupt flag to ensure the sequence is finished before attempting CRYPTO register accesses.

30.4.2.1 Sequences

For executing a set of instructions, it is more efficient to load them into the CRYPTO module and run them as a sequence. This is done by writing the instructions into CRYPTO_SEQ0-CRYPTO_SEQ4, and marking the end of the instruction sequence with either an END or an EXEC instruction. The END simply means end-of-instructions, while writing EXEC means end-of-instructions and execute immediately.

The five registers allow up to 20 instructions to be loaded. To start execution, either end the instructions with an EXEC instruction, or set SEQSTART in CRYPTO_CMD. CRYPTO will then execute the instructions, starting in CRYPTO_SEQ0, and ending at the first END instruction. SEQRUNNING in CRYPTO_STATUS is set while the sequence is running, and the interrupt flag SEQDONE in CRYPTO_IF will be set when the sequence has completed.

A sequence can be stopped by issuing the SEQSTOP command in the CRYPTO_CMD register. This command also clears the state of ongoing CRYPTO instructions including DMA and BUFC access. Check SEQRUNNING in CRYPTO_STATUS after issuing the SEQSTOP command flag to make sure any ongoing sequence/transfer has completed before accessing data registers again.

30.4.2.2 Available Instructions

The available ALU instructions are listed in Table 30.1 ALU Instructions on page 1017, data transfer instructions are listed in Table 30.2 Transfer Instructions on page 1018, conditional instructions are listed in Table 30.3 Conditional Instructions on page 1019 and special instructions are listed in Table 30.4 Special Instructions on page 1019. The tables explains the side-effects of the instructions and shows which registers are affected. For instructions involving BUFC, the BUFC Buffers are defined by READBUFSEL and WRITE-BUFSEL in CRYPTO_CTRL for BUFC reads and writes respectively. V0 and V1 in the instructions descriptions can be any of the DDA-TAX registers and a selection of the DATAX registers. They can be selected using the SELDDATAXDDATAY, SELDATAXDATAY and SELDATAXDATAY instructions. The first register in the instruction will be selected for V0, and the second for V1. This configuration stays even when the sequence is complete, and can also be set up front. The currently selected V0 and V1 can be read V0 and V1 in CRYPTO_CSTATUS.

Table 30.1. ALU Instructions

Instruction	Description	Constraints/Notes
ADD	DDATA0 = V0 + V1	If V0 != DDATA0, then V1 != DDATA0
ADDO	DDATA0 = V0 + V1	Carry is only set, not cleared. If V0 != DDATA0, then V1 != DDATA0
ADDC	DDATA0 = V0 + V1 + carry	If V0 != DDATA0, then V1 != DDATA0
ADDIC	DDATA0 = V0 + V1 + carry << 128	If V0 != DDATA0, then V1 != DDATA0. If resultwidth is 128b, then carry is undefined
MADD	DDATA0 = (V0 + V1) mod P	If V0 != DDATA0, then V1 != DDATA0
MADD32	DDATA0[i] = V0[i] + V1[i]. Word-wise addition	carry is not modified. If V0 != DDATA0, then V1 != DDATA0
SUB	DDATA0 = V0 - V1	V1 != DDATA0. If V1 is 128b and resultwidth > 128b, then upper 128b are unknown
SUBC	DDATA0 = V0 - V1 - carry	V1 != DDATA0. If V1 is 128b and resultwidth > 128b, then upper 128b are unknown
MSUB	DDATA0 = (V0 - V1) mod P	V1 != DDATA0. If V1 is 128b and resultwidth > 128b, then upper 128b are unknown
MUL	DDATA0 = DDATA1 * V1. See 30.4.2.3 MULx Details	V1 != DDATA0,DDATA1
MULC	DDATA0 = DDATA1 * V1 + (DDATA0 << MULWIDTH). See 30.4.2.3 MULx Details	V1 != DDATA0,DDATA1
MMUL	DDATA0 = (DDATA1 * V1) mod P	V1 != DDATA0,DDATA1
MULO	DDATA0 = DDATA1 * V1. See 30.4.2.3 MULx Details	V1 != DDATA0,DDATA1. Carry is only set, not cleared
SHL	DDATA0 = V0 << 1	If V0 is 128b and resultwidth is 260b, then upper 4b are unknown
SHLC	DDATA0 = V0 << 1 carry	If V0 is 128b and resultwidth is 260b, then upper 4b are unknown
SHLB	DDATA0 = V0 << 1 V0[resultwidth-1]	If V0 is 128b and resultwidth is 260b, then upper 4b are unknown
SHL1	DDATA0 = V0 << 1 1	If V0 is 128b and resultwidth is 260b, then upper 4b are unknown
SHR	DDATA0 = V0 >> 1	
SHRC	DDATA0 = V0 >> 1 carry << resultwidth-1	

Instruction	Description	Constraints/Notes
SHRB	DDATA0 = V0 >> 1 V0[0] << resultwidth-1	
SHR1	DDATA0 = V0 >> 1 1 << resultwidth-1	
SHRA	DDATA0 = V0 >> 1 V0[resultwidth-1] << result-width-1	
CLR	DDATA0 = 0	
XOR	DDATA0 = V0 ^ V1	If V0 != DDATA0, then V1 != DDATA0
INV	DDATA0 = ~V0	
CSET	CARRY = 1	
CCLR	CARRY = 0	
BBSWAP128	DDATA0[127:0] = bbswap(V0[127:0])	See 30.4.2.5 BBSWAP128 Instruction
INC	DDATA0 = DDATA0 + 1	
DEC	DDATA0 = DDATA0 - 1	

Table 30.2. Transfer Instructions

Instruction	Operation	Constraints/Notes
DATAxTOBUF	BUFC = DATAx	x = 0,1. BUFC buffer defined by WRITEBUFSEL
DATAxXORBUF	BUFC = BUFC ^ DATAx	x = 0,1. BUFC buffer defined by WRITEBUFSEL
BUFTODATAx	DATAx = BUFC	x = 0,1. BUFC buffer defined by READBUFSEL
BUFTODATA0XOR	DATA0 = DATA0 ^ BUFC	BUFC buffer defined by READBUFSEL
DATATODMA0	DMA = DATAX, DMA request DMA0RD	DATAX = DATA0, DDATA0, DDATA0BIG, QDATA0 as defined by DMA0RSEL
DMA0TODATA	DATAX = DMA, DMA request DATA0WR	DATAX = DATA0, DDATA0, DDATA0BIG, QDATA0
DMA0TODATAXOR	DATA0 = DATA0 ^ DMA, DMA request DATA0XORWR	
DATATODMA1	DMA = DATAX, DMA request DMA1RD	DATAX = DATA1, DDATA1, QDATA1, QDATA1BIG as defined by DMA1RSEL
DMA1TODATA	DATAX = DMA, DMA request DATA0WR	DATAX = DATA1, DDATA1, QDATA1, QDATA1BIG
DATAxTODATAy	DATAy = DATAx	
DATAxTODATA0XOR	DATA0 = DATA0 ^ DATAx	If resultwidth is 128b, then carry is undefined
DATAxTODATA0XOR- LEN	DATA0 = DATA0 ^ (DATAx & (2**LENGTH-1))	LENGTH is LENGTHA or LENGTHB depending on active part of sequence. If resultwidth is 128b, then carry is undefined
DDATAxTODDATAy	DDATAy = DDATAx	
DDATAxHTODATA1	DATA1 = DDATAx[255:128]	Bits DDATA2[259:256] become undefined
DDATAxLTODATAy	DATAy = DDATAx[127:0]	
SELDDATAxDDATAy	Use DDATAx as V0, DDATAy as V1	x = 0,1,2,3,4; y = 0,1,2,3,4
SELDATAxDDATAy	Use DATAx as V0, DDATAy as V1	x = 0,1,2; y = 0,1,2,3,4
SELDDATAxDATAy	Use DDATAx as V0, DATAy as V1	x = 0,1,2,3,4; y = 0,1
SELDATAxDATAy	Use DATAx as V0, DATAy as V1	x = 0,1,2; y = 0,1

Table 30.3. Conditional Instructions

Instruction	Operation	Constraints
EXECIFA	Execute following instructions if in part A of sequence	
EXECIFB	Execute following instructions if in part B of sequence	
EXECIFNLAST	Execute following instructions if not in last iteration of sequence	
EXECIFLAST	Execute following instructions if in last iteration of sequence	
EXECIFCARRY	Execute following instructions if carry bit is set	
EXECIFNCARRY	Execute following instructions if carry bit not is set	
EXECALWAYS	Always execute following instructions	

Table 30.4. Special Instructions

Instruction	Operation		
END	Ends execution.		
EXEC When written to CRYPTO_SEQx register, automatically triggers execution of all instruction up to this po			
AESENC	DATA0 = AESENC(DATA0)		
AESDEC	DATA0 = AESDEC(DATA0)		
SHA	DDATA0 = SHA(Q1)		
DATA1INC	DATA1 = inc(DATA1). See 30.4.2.4 DATA1INC and DATA1INCCLR Instructions		
DATA1INCCLR	DATA1 = clearinc(DATA1). See 30.4.2.4 DATA1INC and DATA1INCCLR Instructions		

30.4.2.3 MULx Details

For the MULx instructions (not MMUL), MULWIDTH in CRYPTO_WAC specifies the width of operands DDATA1 (and sometimes V1). This is useful in order to optimize performance because multiplications take the same number of cycles as the bits in the operands plus a couple of cycles for setup.

As with the other ALU instructions, RESULTWIDTH limits the width of the final result of the MULx and MMUL instructions.

30.4.2.4 DATA1INC and DATA1INCCLR Instructions

DATA1INC and DATA1INCCLR operate on the 1, 2, 3 or 4 most significant bytes in DATA1, depending on INCWIDTH in CRYP-TO_CTRL. DATA1INC increments these bytes in big endian, while DATA1INCCLR clears the bytes.

30.4.2.5 BBSWAP128 Instruction

The BBSWAP128 instruction copies the contents of the V0 operand to DDATA0 while swapping the bits of the lower 16 bytes. The operand is not changed. This operation is required for GCM. See 30.4.7 GCM and GMAC

30.4.2.6 Carry

The carry output from most instructions can be observed through the CARRY bit in CRYPTO_DSTATUS. Shift-instructions set CARRY to the value that is shifted out of the register, addition and multiplication set it on register overflow, and subtraction sets it on borrow, e.g. underflow.

In addition to generating carry information, some instructions also use the current value of CARRY. ADDC, SUBC, SHLC and SHRC all use carry to generate the result. For all of these instructions, carry allows a program to chain instructions together to operate on bigger numbers than allowed by CRYPTO. For example, by chaining first an ADD, and then an ADDC which uses the carry from the ADD operation, two 512-bit numbers can be added. By chaining more instructions, even larger numbers can be manipulated.

Other uses of CARRY include observation. To check if a register is 0, one can subtract 1 using the DEC instruction, and check if goes negative by checking the CARRY bit. CARRY can be set manually and in CRYPTO programs using the CSET and CCLR instructions, which set and clear the CARRY bit.

The MULC instruction does not use CARRY like the other carry instructions (i.e., instructions ending in 'C' such as 'ADDC'), but rather preserves the old contents of the multiplication register.

30.4.3 Repeated Sequence

To maximize efficiency, it is desirable to be able to run a set of instructions over multiple blocks of data autonomously. To repeat a sequence over a larger set of data, set LENGTHA in CRYPTO_SEQCTRL to the number of bytes in the set, and BLOCKSIZE to the size of the blocks in the set. The sequence will then be repeated N times, where N is LENGTHA / BLOCKSIZE if LENGTHA is a multiple of BLOCKSIZE, or ceiling(LENGTHA / BLOCKSIZE) if not. In the latter case, data written by DMA or received from BUFC will be zero-padded up to BLOCKSIZE if it is written to a register which has a size equal to BLOCKSIZE. One notable exception is when LENGTHA is 0. In this case the sequence will still execute once, but the block transfer instructions will not execute.

Note: If DMAxRSEL in CRYPTO_CTRL selects a register that is smaller than the specified blocksize, DATATODMAx/DMAxTODATA instructions will not use the full blocksize, but will only transfer enough data to empty/fill the register once. For example, if BLOCKSIZE is set to 64B and DMA0RSEL=DDATA0, the instruction DATATODMA0 will only read 32B instead of 64B. The processing of LENGTHA/B will continue as if all 64B had been transferred.

A repeated sequence can also be made do slightly different operations on different parts of the data set. A sequence can be divided into two parts; part A, and part B. By configuring LENGTHA in CRYPTO_SEQCTRL to the length of part A, and LENGTHB in CRYPTO_SEQCTRLB to the length of part B, CRYPTO will first run iterations over part A, knowing it is A, and then part B, knowing it is part B. By using the conditional instructions listed in Table 30.3 Conditional Instructions on page 1019, a program can execute different instructions depending on whether it is in part A or part B.

30.4.4 AES

The AES core operates on data in the 128-bit register DATA0 using the either a 128-bit or 256-bit key from the KEY register. The key width is specified by AES256 in CRYPTO_CTRL. AES operations are implemented as the AESENC and AESDEC instructions, for AES encryption and AES decryption respectively. An overview of the AES functionality is shown in Figure 30.3 CRYPTO AES Overview on page 1021.

AES encryption and decryption enables various block cipher modes like ECB, CTR, CBC, PCBC, CFB, OFB, CBC-MAC, GMAC, CCM, CCM*, and GCM.




Figure 30.3. CRYPTO AES Overview

The input data before encryption is called the PlainText and output from the encryption is called CipherText. For encryption, the key is called PlainKey. After encryption, the resulting key in the KEY registers is the CipherKey. This key must be loaded into the KEY registers prior to the decryption. After one decryption, the resulting key will be the PlainKey. The resulting PlainKey/CipherKey is only dependent on the value in the KEY registers before encryption/decryption. The resulting keys and data are shown in Figure 30.4 CRYPTO Key and Data Definitions on page 1021.




Figure 30.4. CRYPTO Key and Data Definitions

The KEY is by default loaded from KEYBUF prior to each AESENC or AESDEC instruction. If the KEY is not to be overwritten, key buffering should be disabled (KEYBUFDIS in CRYPTO_CTRL). Disabling key buffering also allows the use of key loading through DMA.

The data and key orientation in the CRYPTO registers are shown in Figure 30.5 CRYPTO Data and Key Orientation as Defined in the Advanced Encryption Standard on page 1022.




Figure 30.5. CRYPTO Data and Key Orientation as Defined in the Advanced Encryption Standard

30.4.5 SHA

The CRYPTO SHA instruction implements SHA-1 with a 160-bit digest or SHA-2 with a 224-bit digest (SHA-224) or 256-bit digest (SHA-256). Depending on SHAMODE in CRYPTO_CTRL, SHA-1, SHA-224 or SHA-256 will be run on the data in QDATA1, and the result will be put on DDATA0. The contents in QDATA1 will be destroyed in the process.

To run SHA on a dataset, it must first be pre-processed by appending a bit '1' to the message, then padding the data with '0' bits until the message length in bits modulo 512 is 448. Then append the length of the message before pre-processing as a 64-bit big-endian integer. This pre-processing is known as MD-strengthening, and must be done by software before processing with the CRYPTO module.

The pre-processed data can now be run through the CRYPTO module. Begin by writing the values listed in Table 30.5 SHA Init Values on page 1023 to CRYPTO_DDATA1 from top to bottom, then execute the instructions listed in Table 30.6 SHA Preparations on page 1023.

Table 30.5. SHA Init Values

SHA-1	SHA-224	SHA-256
0x67452301	0xC1059ED8	0x6A09E667
0xEFCDAB89	0x367CD507	0xBB67AE85
0x98BADCFE	0x3070DD17	0x3C6EF372
0x10325476	0xF70E5939	0xA54FF53A
0xC3D2E1F0	0xFFC00B31	0x510E527F
0x00000000	0x68581511	0x9B05688C
0x00000000	0x64F98FA7	0x1F83D9AB
0x0000000	0xBEFA4FA4	0x5BE0CD19

Table 30.6. SHA Preparations

STEP	ACTION	Description
STEP0	DDATA1TODDATA0	Copy init data to DDATA0
STEP1	SELDDATA0DDATA1	Select DDATA0 and DDATA1 as operands for SHA instruction

Then, for each 512-bit block, write the block to CRYPTO_QDATA1BIG, execute the instructions listed in Table 30.7 SHA for 512-bit Block on page 1023.

Table 30.7. SHA for 512-bit Block

STEP	ACTION	Description
STEP0	SHA	Perform SHA operation on data in QDATA1
STEP1	MADD32	Accumulate with previous data in DDATA1
STEP2	DDATA0TODDATA1	Copy hash to DDATA1

After the last iteration, the resulting hash can be read out from CRYPTO_DDATA0BIG.

30.4.6 ECC

The CRYPTO module implements support for Elliptic Curve Cryptography through the modular instructions MADD, MMUL and MSUB, which perform modular addition, multiplication and subtraction respectively. The instructions can operate on a set of both prime fields GF(p) and binary fields GF(2^m).

The type of modular arithmetic used and the modulus for the modular operations are specified by MODOP and MODULUS in CRYP-TO WAC respectively. Changing these in the middle of an operation leads to undefined behaviour.

30.4.7 GCM and GMAC

CRYPTO implements support for Galois/Counter Mode (GCM), and also Galois Message Authentication Code (GMAC), by providing AES instructions and allowing multiplication on the field $GF(2^128)$ defined by the polynomial $x^128 + x^7 + x^4 + x + 1$.

Note: BBSWAP128 needs to be applied to both operands and the result of the MMUL instruction when using it for GCM and GMAC

Efficient sequencer programs can be set up to perform GCM authentication and encryption/decryption on data from either BUFC, DMA, or CPU. To achieve a single-pass solution, LENGTHA in CRYPTO_SEQCTRL is set to the length of the authentication part, and LENGTHB is set to the length of the rest of the message. Conditional instructions can then be used to make sure the two parts of the message are processed correctly. A similar approach is used to implement CCM.

30.4.8 DMA

The CRYPTO module has 5 DMA request signals (see Table 30.8 DMA Signals on page 1024) split over 2 internal DMA channels: DMA0 and DMA1. These DMA channels are not associated with channel 0 and 1 of the system DMA, and any system DMA channel can serve any of the 5 DMA requests. See the DMA chapter for information on how to configure the system DMA.

The DMA signals are set through the use of DMA oriented instructions, and cleared by reading or writing the respective CRYPTO data registers.

Name	Set on	Cleared on
DMA0WR	Instruction DMA0TODATA, and DMA0TODATAXOR if COMBDMA0WEREQ in CRYPTO_CTRL is set	Full CRYPTO_DATA0, CRYPTO_DDATA0, CRYPTO_DDATA0BIG or CRYPTO_QDATA0 write, or CRYPTO_DDATA0XOR if COMBDMA0WEDMAREQ in CRYPTO_CTRL is set
DMA0XORWR	Instruction DMA0TODATAXOR	Full CRYPTO_DATA0XOR write
DMA0RD	Instructions DATATODMA0	Full CRYPTO_DATA0, CRYPTO_DDATA0, CRYPTO_DDATA0BIG or CRYPTO_QDATA0 read, depending on DMA0MODE in CRYPTO_CTRL
DMA1WR	Instructions DMA1TODATA	Full CRYPTO_DATA1, CRYPTO_DDATA1, CRYP-TO_QDATA1 or CRYPTO_QDATA1BIG write
DMA1RD	Instructions DATATODMA1	Full CRYPTO_DATA1, CRYPTO_DDATA1, CRYP- TO_QDATA1 or CRYPTO_QDATA1BIG read, depending on DMA1MODE in CRYPTO_CTRL

Table 30.8. DMA Signals

Note: DMAxRSEL in CRYPTO_CTRL has to be set to the data registers that are to be read using the respective DMA channels on a DATATODMAx instruction. As an important note, DMAxRSEL in CRYPTO_CTRL selects what is read from **any** of the selectable read registers during an ongoing DATATODMAx transfer.

When a DMA oriented CRYPTO instruction is used (either through a STEP in a Sequence or through CRYPTO_CMD), the corresponding DMA signal is set. The instruction is complete when the entire source/destination is read/written (e.g. if DMA0TODATA is used, the operation is complete when a total of 128 valid bits have been written through the CRYPTO_DATA0 register). DMAACTIVE in CRYPTO_STATUS is set while CRYPTO is working on a DMA-related instruction, e.g. waiting for the DMA to read or write data to CRYPTO (see 30.4.8.1 DMA Initial Bytes Skip).

Normally, when a sequence or instruction is executed, access to most CRYPTO registers will stall the CPU or DMA that is trying to access CRYPTO until the operation is done, preventing accesses to CRYPTO that could potentially interfere with an operation. During DMA operations, all non-DMA registers are writeable and readable, but progress through the DMA operation will only be tracked with the registers targeted by the DMA operation (i.e., if the DMA operation is supposed to transfer 3 words to DATA0, the DMA can first choose to transfer data to e.g. DATA3, and then fulfill the transfer to DATA0).

Because the bus interface to CRYPTO is normally locked outside of DMA transfers, a wrongly set up DMA transfer (e.g., transferring one byte too many) may lock up the interface. One way to assist in debugging such issues can be setting NOBUSYSTALL in CRYPTO_CTRL. This will prevent any stall on CRYPTO register accesses during sequences and instructions. Use this option with care, as modifying a register that is being used by CRYPTO can lead to undefined behavior.

30.4.8.1 DMA Initial Bytes Skip

The DMA must be configured to use 32-bit transfer size. This normally would imply that the source data must be aligned to a 4 byte address boundary. However, it is possible to skip the initial bytes (1 to 3) when using DMA to write to DATA0 or DATA1 through a CRYPTO instruction operation. The number of bytes to skip are set in DMA0SKIP and DMA1SKIP in CRYPTO_SEQCTRL. This implies that if DMA0SKIP is set to another value than 0, the initial DMA access will require 5 DMA transfers, even though only 4x32-bit is required.

Note: Any valid unused bytes from a previous DMA write will be used before new DMA data is requested. This data is invalidated by using STOP in CRYPTO CMD.

30.4.8.2 DMA Unaligned Read/Write

Except for DATA0 and DATA1, which can be loaded bytewise using the CRYPTO_DATA0BYTE, CRYPTO_DATA0XORBYTE and CRYPTO_DATA1BYTE registers, the CRYPTO data registers are loaded 32-bits at a time. Special care must be taken when using the DMA and the data buffer is not aligned to a 32-bit address, because the DMA does not directly support 32-bit unaligned accesses.

As an example, let an in-memory 16-byte data buffer start at address 4*N + M and end at the byte before. 4*N + 16 + M, where M is between 0 and 3 inclusive. With an M=0, we have fully aligned accesses, and everything is fine. For M>0 however, the access is unaligned. If M=1, that means that the first 32-bit aligned word of the memory buffer contains 1 byte before the buffer, and 3 bytes of the buffer. Similarly, the last 32-bit aligned word of the memory buffer contains the last byte of the buffer, and three bytes after the buffer.

When doing an unaligned read, we want to only pass the 16 bytes of the buffer to the CRYPTO module. Not the N bytes before in the 32-bit aligned word, and not the 4-N words at the end. To achieve this, set DxDMAREADMODE in CRYPTO_CTRL to either UN-ALIGNEDFULL or UNALIGNEDLENLIMIT, and set DATAxDMASKIP in CRYPTO_SEQCTRL equal to N. When reading in data using a DMA-oriented instruction to DATAx, DDATAx or QDATAx, the read will now only contain the 16 bytes, and not the N bytes before or 4-N words after. Note that in this case, the DMA has to be set up to transfer 5 32-bit words instead of the effective 4.

Being able to read unaligned data does not solve all cases however. If data is to be written back to the buffer after passing through CRYPTO, e.g. when doing an in-place encryption or decryption, it is very undesirable to actually modify the N bytes before and 4-N bytes after the buffer. This is solved using the UAR-suffixed registers in CRYPTO when reading data out from the CRYPTO module, e.g. CRYPTO_DATA0UAR, CRYPTO_DATA1UAR, CRYPTO_DDATA0UAR, CRYPTO_DDATA1UAR, CRYPTO_DDATA0UAR, etc. When an unaligned buffer is written to a CRYPTO buffer, CRYPTO stores the N first bytes and the 4-N last bytes internally. When reading out from an UAR register, these bytes are placed back into the data if DATAxDMAPRES is set in CRYPTO_SEQCTRL.

Note that the latter case only works if the first N and the last 4-N bytes are not changed while CRYPTO works on the data. Internally CRYPTO has 2 buffers for the bytes before and after. The first one is connected to read/write of the DATA0, DDATA0 and QDATA0 registers, and the second is connected to the DATA1, DDATA1 and QDATA1 registers.

If DMAxRMODE in CRYPTO_CTRL is set to FULL or UNALIGNEDFULL and the corresponding DMAxPRES in CRYPTO_SEQCTRL is set, then a whole number of data buffers have to be written by the DMA. In all other cases, it is enough to write the number of 32-bit words to pass all LENGTH bits to the target CRYPTO buffer.

30.4.9 BUFC Data Transfer

To allow automatic encryption/decryption or other operations on radio data, CRYPTO has instructions for moving data from and to BUFC, the Buffer Controller. Both DATA0 and DATA1 can be loaded with data from the buffer selected by READBUFSEL (CRYPTO_CTRL register) as shown in Figure 30.6 CRYPTO BUFC Data Transfer on page 1026. Similarly, the content of DATA0 and DATA1 can be written to the buffer selected by WRITEBUFSEL (also in the CRYPTO_CTRL register).




Figure 30.6. CRYPTO BUFC Data Transfer

When reading from CRYPTO to the BUFC, the number of bytes read are determined by the DMAxRMODE configuration in CRYPTO_CTRL. If it is set to either LENLIMIT or LENLIMITBYTE, only the number of bytes given by LENGTH in CRYPTO_SEQCTRL are transferred. Else the full width of the last buffer is also written, e.g. a full number of 16-byte buffers are written to the BUFC.

Note:

The buffer selected by READBUFSEL and WRITEBUFSEL in the CRYPTO_CTRL registers must be appropriately configured in the BUFC module prior to using instructions involving BUFC.

All BUFC reads start at the current BUFC read pointer, and move the pointer according to the number of bytes read. BUFC writes normally also work in the same way, starting at the current BUFC write pointer, and moving it the right number of positions. For BUFC XOR writes, software has the option to change this by setting either of DATAXTOBUFXOROW in CRYPTO_CTRL. With this bit set, the BUFC write pointer will be reset to the start of the previous write before writing to the BUFC. Using this feature, BUFC data can be written with using the DATAXTOBUFC instructions, and then XOR'ed with another set of data using the DATAXTOBUFCXOR instruction.

BUFACTIVE in CRYPTO STATUS is set while CRYPTO is reading or writing from/to the BUFC.

30.4.10 Debugging

There are multiple ways of debugging CRYPTO sequences. The most straight-forward way is to write individual instructions to INSTR in CRYPTO CMD. An instruction can be written, and data can be read out and examined before running another instruction.

Running individual instructions to debug a program falls short when working with repeated sequences. In these cases, a sequence is run multiple times over a set of data. This cannot be directly replicated with individual instructions

To debug a sequence, set HALT in CRYPTO_SEQCTRL. When set, CRYPTO requires software or the debugger to step it through each instruction in the sequence. To step through the sequence, set SEQSTEP in CRYPTO_CMD. This will execute the current instruction, and make CRYPTO ready to execute the next one.

When stepping through a sequence, the current instruction index can be read from SEQIP in CRYPTO_CSTATUS. SEQSKIP, also in CRYPTO_CSTATUS tells whether the next instruction will be executed or not, based on previous conditionals in the program. SEQ-PART in CRYPTO_CSTATUS shows whether CRYPTO is currently in part A or B of a sequence. Even with NOBUSYSTALL in CRYPTO_CTRL cleared, read and write accesses to CRYPTO will be allowed when CRYPTO is waiting to be stepped. This is to allow data registers to be inspected during debugging.

Note: The data registers in CRYPTO (those marked read-actionable) require shifting of data in order to return the result. For this reason, reading these registers will have no effect and will return unknown values during normal debugger read accesses (see 6.3.6 Debugger Reads of Actionable Registers).

30.4.11 Example: Cipher Block Chaining (CBC)

In the following the setup and operation of CBC is explained and illustrated. The example can easily be adjusted to perform other cipher block modes.

30.4.11.1 CBC Encryption

In CBC encryption, the cipher input is the PlainText XOR'ed with the previous cipher output (an initialization vector IV is used during the first block). This mode is easily implemented using the CRYPTO instruction sequence BUFTODATA0XOR, AESENC then DATA0TOBUF. The BUFTODATA0XOR reads data from the buffer set by READBUFSEL and XOR's it with the content in DATA0. Then the cipher operation is performed and subsequently the DATA0TOBUF writes the content of DATA0 to the buffer set by WRITEBUFSEL (normally the same as READBUFSEL).

Prior to the operation, the initialization vector IV and key must be loaded to DATA0 and KEYBUF, respectively. Additionally, the total number of bytes to be included in the repeated sequence must be set in LENGTHA in CRYPTO_SEQCTRL. Finally, the buffers selected by READBUFSEL and WRITEBUFSEL must be configured correctly in the BUFC. The sequence is started by issuing the SEQ-START command in CRYPTO_CMD.

In Figure 30.7 CBC Encryption Operation on page 1028 the CBC encryption is illustrated and in Table 30.9 CBC Encryption Steps on page 1028 each step in the loop is explained.

CBC Encryption




Figure 30.7. CBC Encryption Operation

Table 30.9. CBC Encryption Steps

STEP	ACTION	Description
STEP0	BUFTODATA0XOR	Move data (PlainText, P _i) from buffer to DATA0 using XOR write.
STEP1	CIPHER	The AES Cipher Core operates on DATA0
STEP2	DATA0TOBUF	The cipher output C _i is written to the buffer.

30.4.11.2 CBC Decryption

In CBC decryption, CipherText (C_i) is used as input to the Cipher Core. The output from the Cipher Core is XOR'ed with the CipherText from the previous block C_{i-1} to form the PlainText P_i (an initialization vector IV is used as C_{i-1} during the first block).

Because each block requires both C_{i-1} and C_i , decryption is somewhat more complex than encryption. Nevertheless, CBC decryption can be performed in as a repeated sequence by having C_{i-1} from the previous block stored in DATA1 and then writing it to buffer without updating the write pointer (using the DATA1TOBUF instruction). Then the cipher output is XOR'ed with C_{i-1} in the buffer by using the DATA0TOBUFXOR instruction.

In Figure 30.8 CBC Decryption Operation on page 1029 the CBC decryption is illustrated and in Table 30.10 CBC Decryption Steps on page 1029 each step in the loop is explained.

CBC Decryption




Figure 30.8. CBC Decryption Operation

Table 30.10. CBC Decryption Steps

STEP	ACTION	Description
STEP0	BUFTODATA0	Moves data (CipherText, C _i) from buffer to DATA0
STEP1	DATA1TOBUF	DATA1 (CipherText, C_{i-1}) is moved to buffer. BUFC Write pointer is not incremented!
STEP2	DATA0TODATA1	Value of DATA0 is copied to DATA1.
STEP3	CIPHER Operation	The AES Cipher Core operates on DATA0
STEP4	DATA0TOBUFXOR	The cipher output is XOR'ed with C_{i-1} (placed in the buffer at Step 2) to form the PlainText, P_i .

30.5 Register Map

The offset register address is relative to the registers base address.

Offset	Name	Туре	Description
0x000	CRYPTO_CTRL	RW	Control Register
0x004	CRYPTO_WAC	RW	Wide Arithmetic Configuration
0x008	CRYPTO_CMD	W	Command Register
0x010	CRYPTO_STATUS	R	Status Register
0x014	CRYPTO_DSTATUS	R	Data Status Register
0x018	CRYPTO_CSTATUS	R	Control Status Register
0x020	CRYPTO_KEY	RWH(nB)(a)	KEY Register Access
0x024	CRYPTO_KEYBUF	RWH(nB)(a)	KEY Buffer Register Access
0x030	CRYPTO_SEQCTRL	RWH	Sequence Control
0x034	CRYPTO_SEQCTRLB	RWH	Sequence Control B
0x040	CRYPTO_IF	R	AES Interrupt Flags
0x044	CRYPTO_IFS	W1	Interrupt Flag Set Register
0x048	CRYPTO_IFC	(R)W1	Interrupt Flag Clear Register
0x04C	CRYPTO_IEN	RW	Interrupt Enable Register
0x050	CRYPTO_SEQ0	RW	Sequence Register 0
0x054	CRYPTO_SEQ1	RW	Sequence Register 1
0x058	CRYPTO_SEQ2	RW	Sequence Register 2
0x05C	CRYPTO_SEQ3	RW	Sequence Register 3
0x060	CRYPTO_SEQ4	RW	Sequence Register 4
0x080	CRYPTO_DATA0	RWH(nB)(a)	DATA0 Register Access
0x084	CRYPTO_DATA1	RWH(nB)(a)	DATA1 Register Access
0x088	CRYPTO_DATA2	RWH(nB)(a)	DATA2 Register Access
0x08C	CRYPTO_DATA3	RWH(nB)(a)	DATA3 Register Access
0x0A0	CRYPTO_DATA0XOR	RWH(nB)(a)	DATA0XOR Register Access
0x0B0	CRYPTO_DATA0BYTE	RWH(nB)(a)	DATA0 Register Byte Access
0x0B4	CRYPTO_DATA1BYTE	RWH(nB)(a)	DATA1 Register Byte Access
0x0BC	CRYPTO_DATA0XORBYTE	RWH(nB)(a)	DATA0 Register Byte XOR Access
0x0C0	CRYPTO_DATA0BYTE12	RWH(nB)	DATA0 Register Byte 12 Access
0x0C4	CRYPTO_DATA0BYTE13	RWH(nB)	DATA0 Register Byte 13 Access
0x0C8	CRYPTO_DATA0BYTE14	RWH(nB)	DATA0 Register Byte 14 Access
0x0CC	CRYPTO_DATA0BYTE15	RWH(nB)	DATA0 Register Byte 15 Access
0x100	CRYPTO_DDATA0	RWH(nB)(a)	DDATA0 Register Access
0x104	CRYPTO_DDATA1	RWH(nB)(a)	DDATA1 Register Access
0x108	CRYPTO_DDATA2	RWH(nB)(a)	DDATA2 Register Access
0x10C	CRYPTO_DDATA3	RWH(nB)(a)	DDATA3 Register Access

Offset	Name	Туре	Description
0x110	CRYPTO_DDATA4	RWH(nB)(a)	DDATA4 Register Access
0x130	CRYPTO_DDATA0BIG	RWH(nB)(a)	DDATA0 Register Big Endian Access
0x140	CRYPTO_DDATA0BYTE	RWH(nB)(a)	DDATA0 Register Byte Access
0x144	CRYPTO_DDATA1BYTE	RWH(nB)(a)	DDATA1 Register Byte Access
0x148	CRYPTO_DDATA0BYTE32	RWH(nB)	DDATA0 Register Byte 32 Access
0x180	CRYPTO_QDATA0	RWH(nB)(a)	QDATA0 Register Access
0x184	CRYPTO_QDATA1	RWH(nB)(a)	QDATA1 Register Access
0x1A4	CRYPTO_QDATA1BIG	RWH(nB)(a)	QDATA1 Register Big Endian Access
0x1C0	CRYPTO_QDATA0BYTE	RWH(nB)(a)	QDATA0 Register Byte Access
0x1C4	CRYPTO_QDATA1BYTE	RWH(nB)(a)	QDATA1 Register Byte Access

30.6 Register Description

30.6.1 CRYPTO_CTRL - Control Register

Offset	Bit Position																															
0x000	31	30	29	28	27	26	25	24	23	22	21	20	19	9	17	16	15	14	13	12	7	10	စ	∞	7	9	5	4	က	2	_	0
Reset	0		OXO	CWC			5	2			2	2			OXO	2	0	2				0			•					0	0	0
Access	₩ N		N N				غ م	≩ Ƴ			2	≩ Ƴ			8	<u> </u>	<u> </u>	2				₩.								R W	₩ M	RW
Name	COMBDMA0WEREQ		DMA1RSEI					DIMATIMODE				DIMAURSEL			DMAOMODE		HTUMONI					NOBUSYSTALL								SHA	KEYBUFDIS	AES

Bit	Name	Reset	Access	Description
31	COMBDMA0WEREQ	0	RW	Combined Data0 Write DMA Request
	When cleared, the DA en through DATA0WR		TA0XORW	/R operate independently. When set, DATA0XORWR requests are also giv-
30	Reserved	To ensure con tions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
29:28	DMA1RSEL	0x0	RW	DATA0 DMA Unaligned Read Register Select
	Specifies which read r Sequence)	egister is used	for DMA1R	RD DMA requests (see related notes in 30.4.8 DMA and 30.4.3 Repeated
	Value	Mode		Description
	0	DATA1		
	1	DDATA1		
	2	QDATA1		
	3	QDATA1BIG		
27:26	Reserved	To ensure contions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
25:24	DMA1MODE	0x0	RW	DMA1 Read Mode

This field determines how data is read when using DMA

Value	Mode	Description
0	FULL	Target register is fully read/written during every DMA transaction
1	LENLIMIT	Length Limited. When the current length, i.e. LENGTHA or LENGTHB indicates that there are less bytes available than the register size, only length + 1 bytes + necessary zero padding is read. Zero padding is automatically added when writing.
2	FULLBYTE	Target register is fully read/written during every DMA transaction. Bytewise DMA.

Bit	Name	Reset Ad	ccess Description
	3	LENLIMITBYTE	Length Limited. When the current length, i.e. LENGTHA or LENGTHB indicates that there are less bytes available than the register size, only length + 1 bytes + necessary zero padding is read. Bytewise DMA. Zero padding is automatically added when writing.
23:22	Reserved	To ensure compat	tibility with future devices, always write bits to 0. More information in 1.2 Conven
21:20	DMA0RSEL	0x0 R\	W DMA0 Read Register Select
	Specifies which rear Sequence)	d register is used for [DMA0RD DMA requests (see related notes in 30.4.8 DMA and 30.4.3 Repeated
	Value	Mode	Description
	0	DATA0	
	1	DDATA0	
	2	DDATA0BIG	
	3	QDATA0	
19:18	Reserved	To ensure compat	tibility with future devices, always write bits to 0. More information in 1.2 Conven
17:16	DMA0MODE	0x0 R\	W DMA0 Read Mode
	This field determine	es how data is read wh	nen using DMA.
	Value	Mode	Description
	0	FULL	Target register is fully read/written during every DMA transaction
	1	LENLIMIT	Length Limited. When the current length, i.e. LENGTHA or LENGTHB indicates that there are less bytes available than the register size, only length + necessary zero padding is read. Zero padding is automatically added when writing.
	2	FULLBYTE	Target register is fully read/written during every DMA transaction. Bytewise DMA.
	3	LENLIMITBYTE	Length Limited. When the current length, i.e. LENGTHA or LENGTHB indicates that there are less bytes available than the register size, only length + necessary zero padding is read. Bytewise DMA. Zero padding is automatically added when writing.
15:14	INCWIDTH	0x0 R\	W Increment Width
	This field determine	s the number of bytes	s used for the increment function in data1.
	Value	Mode	Description
	0	INCWIDTH1	Byte 15 in DATA1 is used for the increment function.
	1	INCWIDTH2	Bytes 14 and 15 in DATA1 are used for the increment function.
	2	INCWIDTH3	Bytes 13 to 15 in DATA1 are used for the increment function.
	3	INCWIDTH4	Bytes 12 to 15 in DATA1 are used for the increment function.
13:11	Reserved	To ensure compat	tibility with future devices, always write bits to 0. More information in 1.2 Conven
10	NOBUSYSTALL	0 R\	W No Stalling of Bus When Busy
	When set hus acco	seese will not be etalled	ed on access during an operation

Bit	Name	Reset	Access	Description							
9:3	Reserved	To ensure c	ompatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-							
2	SHA	0	RW	SHA Mode							
	Select SHA-1 or SHA-2 mode.										
	Value	Mode		Description							
	0	SHA1		SHA-1 mode							
	1	SHA2		SHA-2 mode (SHA-224 or SHA-256)							
1	KEYBUFDIS	0	RW	Key Buffer Disable							
	Set to Disable key	buffering.									
0	AES	0	RW	AES Mode							
	Select AES mode										
	Value	Mode		Description							
	0	AES128		AES-128 mode							
	1	AES256		AES-256 mode							

30.6.2 CRYPTO_WAC - Wide Arithmetic Configuration

Offset				В	it Positio	n										
0x004	33 33 33 33 33 33 33 33 33 33 33 33 33	25 23 23 24 24 25 25 25 25 25 25 25 25 25 25 25 25 25	20 19	18 12	15 15	4 6	2 2	7 5	<u></u> 6	ω	7	ص ر <u>ر</u>	4	3	7 -	- 0
Reset						'		0x0		0x0	·	'	0	'	000	
Access								Z.		Z.			₩ M		Z.	
Name								RESULTWIDTH		MULWIDTH			MODOP		MODULUS	
Bit	Name	Reset A	Access	Descrip	otion											
31:12	Reserved	To ensure compa	atibility w	rith future	devices,	alwa	ys wr	ite bit	s to 0	. Mor	e inf	ormat	ion in	1.2	Conve	en-
11:10	RESULTWIDTH	0x0 R	RW	Result	Width											
	Result-size for non-m	odulus instructions	i													
	Value	Mode		Descrip	tion											
	0	256BIT		Results	have 256	bits										
	1	128BIT		Results	have 128	bits										
	2	260BIT			have 260 BS in CR\				of re	sult c	an b	e read	l thro	ugh	DDA-	
9:8	MULWIDTH	0x0 R	RW	Multiply	y Width											
	Number of bits to mul	tiply on non-modul	us multip	oly instruc	ction											
	Value	Mode		Descrip	tion											
	0	MUL256		Multiply	256 bits											
	1	MUL128		Multiply	128 bits											
	2	MULMOD		Same n	umber of	bits a	ıs spe	ecified	by M	10DL	ILUS	S				
7:5	Reserved	To ensure compa	atibility w	rith future	devices,	alwa	ys wr	ite bit	s to 0	. Mor	e int	ormat	ion in	1.2	Conve	en-
4	MODOP	0 R	RW	Modula	r Operati	on F	ield T	уре								
	Field type used for me	odular operations														
	Value	Mode		Descrip	tion											
	0	BINARY		Modular	operation	ns us	e XO	R as r	equir	ed by	/ cer	tain al	gorith	nms		
	1	REGULAR		Modular	operation	ns us	e nor	mal m	nodula	ar arit	hme	tic, no	t XO	R		
3:0	MODULUS	0x0 R	RW	Modula	r Operati	on M	lodul	us								
	Modulus used for mod	dular operations														
	Value	Mode		Descrip	tion											
	0	BIN256		Generic	modulus	. p = :	2^256	3								

3it	Name	Reset A	Access	Description						
	1	BIN128		Generic modulus. p = 2^128						
	2	ECCBIN233P		Modulus for B-233 and K-233 ECC curves. p(t) = t^233 + t^74 + 1						
	3	ECCBIN163P	CBIN163P Modulus for B-163 and K-163 ECC curves. $p(t) = t^{4}$ $t^{3} + 1$							
	4	GCMBIN128		Modulus for GCM. $P(t) = t^128 + t^7 + t^2 + t + 1$						
	5	ECCPRIME256F)	Modulus for P-256 ECC curve. p = 2^256 - 2^224 + 2^192 + 2^96 - 1						
	6	ECCPRIME224F)	Modulus for P-224 ECC curve. p = 2^224 - 2^96 - 1						
	7	ECCPRIME192F)	Modulus for P-192 ECC curve. p = 2^192 - 2^64 - 1						
	8	ECCBIN233N		P modulus for B-233 ECC curve						
	9	ECCBIN233KN		P modulus for K-233 ECC curve						
	10	ECCBIN163N		P modulus for B-163 ECC curve						
	11	ECCBIN163KN		P modulus for K-163 ECC curve						
	12	ECCPRIME256N	1	P modulus for P-256 ECC curve						
	13	ECCPRIME224N	1	P modulus for P-224 ECC curve						
	14	ECCPRIME192N	١	P modulus for P-192 ECC curve						

30.6.3 CRYPTO_CMD - Command Register

Offset		Bit Position																														
0x008	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	9	တ	∞	7	9	5	4	က	2	_	0
Reset			•		•					•		•		•		•	•			•	0	0	0						00×0			
Access																					W	×	×						≥			
Name																					SEQSTEP	SEQSTOP	SEQSTART						INSTR			

Bit	Name	Reset	Access	Description
31:12	Reserved	To ensure cor tions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
11	SEQSTEP	0	W1	Sequence Step
	When in a halted seq	uence, executes	s the currer	nt instruction and moves to the next
10	SEQSTOP	0	W1	Sequence Stop
	Set to stop encryption	n/decryption reg	ardless of i	t being a single or a SEQUENCE.
9	SEQSTART	0	W1	Encryption/Decryption SEQUENCE Start
	Set to start encryption	n/decryption SE	QUENCE.	
8	Reserved	To ensure cor tions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
7:0	INSTR	0x00	W	Execute Instruction

Write to this field to perform any of the instructions described below. Illegal values are ignored. See 30.4.2.2 Available Instructions for details and requirements of each instruction

Value	Mode	Description
0	END	End of program
1	EXEC	Start executing instructions up to this point, which also marks end of program
3	DATA1INC	See detailed instruction listing
4	DATA1INCCLR	See detailed instruction listing
5	AESENC	AES Encryption
6	AESDEC	AES Decryption
7	SHA	SHA
8	ADD	Add
9	ADDC	Add with carry
12	MADD	Modular addition
13	MADD32	Word-wise addition
16	SUB	Subtract
17	SUBC	Subtract with carry
20	MSUB	Modular subtraction

Bit	Name	Reset Access	Description
	24	MUL	Multiply
	25	MULC	See detailed instruction listing
	28	MMUL	Modular multiplication
	29	MULO	See detailed instruction listing
	32	SHL	Shift left
	33	SHLC	Shift left with carry (Rotate left)
	34	SHLB	See detailed instruction listing
	35	SHL1	See detailed instruction listing
	36	SHR	Shift right
	37	SHRC	Shift right with carry (Rotate right)
	38	SHRB	See detailed instruction listing
	39	SHR1	See detailed instruction listing
	40	ADDO	See detailed instruction listing
	41	ADDIC	See detailed instruction listing
	48	CLR	Clear DDATA0
	49	XOR	XOR
	50	INV	Invert operand
	52	CSET	Carry set
	53	CCLR	Carry clear
	54	BBSWAP128	See detailed instruction listing
	56	INC	Increment DDATA0
	57	DEC	Decrement DDATA0
	62	SHRA	Arithmetic shift right
	64	DATA0TODATA0	DATA0 = DATA0
	65	DATA0TODATA0XOR	DATA0 = DATA0 ^ DATA0
	66	DATA0TODATA0XOR- LEN	DATA0[len-1:0] = DATA0[len-1:0] ^ DATA0[len-1:0]
	68	DATA0TODATA1	DATA1 = DATA0
	69	DATA0TODATA2	DATA2 = DATA0
	70	DATA0TODATA3	DATA3 = DATA0
	72	DATA1TODATA0	DATA0 = DATA1
	73	DATA1TODATA0XOR	DATA0 = DATA0 ^ DATA1
	74	DATA1TODATA0XOR- LEN	DATA0[len-1:0] = DATA0[len-1:0] ^ DATA1[len-1:0]
	77	DATA1TODATA2	DATA2 = DATA1
	78	DATA1TODATA3	DATA3 = DATA1
	80	DATA2TODATA0	DATA0 = DATA2
	81	DATA2TODATA0XOR	DATA0 = DATA0 ^ DATA2

Bit	Name	Reset Access	Description
	82	DATA2TODATA0XOR- LEN	DATA0[len-1:0] = DATA0[len-1:0] ^ DATA2[len-1:0]
	84	DATA2TODATA1	DATA1 = DATA2
	86	DATA2TODATA3	DATA3 = DATA2
	88	DATA3TODATA0	DATA0 = DATA3
	89	DATA3TODATA0XOR	DATA0 = DATA0 ^ DATA3
	90	DATA3TODATA0XOR- LEN	DATA0[len-1:0] = DATA0[len-1:0] ^ DATA3[len-1:0]
	92	DATA3TODATA1	DATA1 = DATA3
	93	DATA3TODATA2	DATA2 = DATA3
	99	DATATODMA0	See detailed instruction listing
	100	DATA0TOBUF	See detailed instruction listing
	101	DATA0TOBUFXOR	See detailed instruction listing
	107	DATATODMA1	See detailed instruction listing
	108	DATA1TOBUF	See detailed instruction listing
	109	DATA1TOBUFXOR	See detailed instruction listing
	112	DMA0TODATA	See detailed instruction listing
	113	DMA0TODATAXOR	See detailed instruction listing
	114	DMA1TODATA	See detailed instruction listing
	120	BUFTODATA0	See detailed instruction listing
	121	BUFTODATA0XOR	See detailed instruction listing
	122	BUFTODATA1	See detailed instruction listing
	129	DDATA0TODDATA1	DDATA1 = DDATA0
	130	DDATA0TODDATA2	DDATA2 = DDATA0
	131	DDATA0TODDATA3	DDATA3 = DDATA0
	132	DDATA0TODDATA4	DDATA4 = DDATA0
	133	DDATA0LTODATA0	DATA0 = DDATA0[127:0]
	134	DDATA0HTODATA1	DATA1 = DDATA0[255:128]
	135	DDATA0LTODATA2	DATA2 = DDATA0[127:0]
	136	DDATA1TODDATA0	DDATA0 = DDATA1
	138	DDATA1TODDATA2	DDATA2 = DDATA1
	139	DDATA1TODDATA3	DDATA3 = DDATA1
	140	DDATA1TODDATA4	DDATA4 = DDATA1
	141	DDATA1LTODATA0	DATA0 = DDATA1[127:0]
	142	DDATA1HTODATA1	DATA1 = DDATA1[255:128]
	143	DDATA1LTODATA2	DATA2 = DDATA1[127:0]
	144	DDATA2TODDATA0	DDATA0 = DDATA2
	145	DDATA2TODDATA1	DDATA1 = DDATA2

Name	Reset Access	Description
147	DDATA2TODDATA3	DDATA3 = DDATA2
148	DDATA2TODDATA4	DDATA4 = DDATA2
151	DDATA2LTODATA2	DATA2 = DDATA2[127:0]
152	DDATA3TODDATA0	DDATA0 = DDATA3
153	DDATA3TODDATA1	DDATA1 = DDATA3
154	DDATA3TODDATA2	DDATA2 = DDATA3
156	DDATA3TODDATA4	DDATA4 = DDATA3
157	DDATA3LTODATA0	DATA0 = DDATA3[127:0]
158	DDATA3HTODATA1	DATA1 = DDATA3[255:128]
160	DDATA4TODDATA0	DDATA0 = DDATA4
161	DDATA4TODDATA1	DDATA1 = DDATA4
162	DDATA4TODDATA2	DDATA2 = DDATA4
163	DDATA4TODDATA3	DDATA3 = DDATA4
165	DDATA4LTODATA0	DATA0 = DDATA4[127:0]
166	DDATA4HTODATA1	DATA1 = DDATA4[255:128]
167	DDATA4LTODATA2	DATA2 = DDATA4[127:0]
168	DATA0TODDATA0	DDATA0 = DATA0
169	DATA0TODDATA1	DDATA1 = DATA0
176	DATA1TODDATA0	DDATA0 = DATA1
177	DATA1TODDATA1	DDATA1 = DATA1
184	DATA2TODDATA0	DDATA0 = DATA2
185	DATA2TODDATA1	DDATA1 = DATA2
186	DATA2TODDATA2	DDATA2 = DATA2
192	SELDDATA0DDATA0	Use DDATA0 as V0, DDATA0 as V1
193	SELDDATA1DDATA0	Use DDATA1 as V0, DDATA0 as V1
194	SELDDATA2DDATA0	Use DDATA2 as V0, DDATA0 as V1
195	SELDDATA3DDATA0	Use DDATA3 as V0, DDATA0 as V1
196	SELDDATA4DDATA0	Use DDATA4 as V0, DDATA0 as V1
197	SELDATA0DDATA0	Use DATA0 as V0, DDATA0 as V1
198	SELDATA1DDATA0	Use DATA1 as V0, DDATA1 as V1
199	SELDATA2DDATA0	Use DATA2 as V0, DDATA2 as V1
200	SELDDATA0DDATA1	Use DDATA0 as V0, DDATA1 as V1
201	SELDDATA1DDATA1	Use DDATA1 as V0, DDATA1 as V1
202	SELDDATA2DDATA1	Use DDATA2 as V0, DDATA1 as V1
203	SELDDATA3DDATA1	Use DDATA3 as V0, DDATA1 as V1
204	SELDDATA4DDATA1	Use DDATA4 as V0, DDATA1 as V1
205	SELDATA0DDATA1	Use DATA0 as V0, DDATA0 as V1

Bit	Name	Reset Access	Description
	206	SELDATA1DDATA1	Use DATA1 as V0, DDATA1 as V1
	207	SELDATA2DDATA1	Use DATA2 as V0, DDATA2 as V1
	208	SELDDATA0DDATA2	Use DDATA0 as V0, DDATA2 as V1
	209	SELDDATA1DDATA2	Use DDATA1 as V0, DDATA2 as V1
	210	SELDDATA2DDATA2	Use DDATA2 as V0, DDATA2 as V1
	211	SELDDATA3DDATA2	Use DDATA3 as V0, DDATA2 as V1
	212	SELDDATA4DDATA2	Use DDATA4 as V0, DDATA2 as V1
	213	SELDATA0DDATA2	Use DATA0 as V0, DDATA0 as V1
	214	SELDATA1DDATA2	Use DATA1 as V0, DDATA1 as V1
	215	SELDATA2DDATA2	Use DATA2 as V0, DDATA2 as V1
	216	SELDDATA0DDATA3	Use DDATA0 as V0, DDATA3 as V1
	217	SELDDATA1DDATA3	Use DDATA1 as V0, DDATA3 as V1
	218	SELDDATA2DDATA3	Use DDATA2 as V0, DDATA3 as V1
	219	SELDDATA3DDATA3	Use DDATA3 as V0, DDATA3 as V1
	220	SELDDATA4DDATA3	Use DDATA4 as V0, DDATA3 as V1
	221	SELDATA0DDATA3	Use DATA0 as V0, DDATA0 as V1
	222	SELDATA1DDATA3	Use DATA1 as V0, DDATA1 as V1
	223	SELDATA2DDATA3	Use DATA2 as V0, DDATA2 as V1
	224	SELDDATA0DDATA4	Use DDATA0 as V0, DDATA4 as V1
	225	SELDDATA1DDATA4	Use DDATA1 as V0, DDATA4 as V1
	226	SELDDATA2DDATA4	Use DDATA2 as V0, DDATA4 as V1
	227	SELDDATA3DDATA4	Use DDATA3 as V0, DDATA4 as V1
	228	SELDDATA4DDATA4	Use DDATA4 as V0, DDATA4 as V1
	229	SELDATA0DDATA4	Use DATA0 as V0, DDATA4 as V1
	230	SELDATA1DDATA4	Use DATA1 as V0, DDATA4 as V1
	231	SELDATA2DDATA4	Use DATA2 as V0, DDATA4 as V1
	232	SELDDATA0DATA0	Use DDATA0 as V0, DATA0 as V1
	233	SELDDATA1DATA0	Use DDATA1 as V0, DATA0 as V1
	234	SELDDATA2DATA0	Use DDATA2 as V0, DATA0 as V1
	235	SELDDATA3DATA0	Use DDATA3 as V0, DATA0 as V1
	236	SELDDATA4DATA0	Use DDATA4 as V0, DATA0 as V1
	237	SELDATA0DATA0	Use DATA0 as V0, DATA0 as V1
	238	SELDATA1DATA0	Use DATA1 as V0, DATA0 as V1
	239	SELDATA2DATA0	Use DATA2 as V0, DATA0 as V1
	240	SELDDATA0DATA1	Use DDATA0 as V0, DATA1 as V1
	241	SELDDATA1DATA1	Use DDATA1 as V0, DATA1 as V1
	242	SELDDATA2DATA1	Use DDATA2 as V0, DATA1 as V1

Bit	Name	Reset	Access	Description
	243	SELDDATA3D	ATA1	Use DDATA3 as V0, DATA1 as V1
	244	SELDDATA4D	ATA1	Use DDATA4 as V0, DATA1 as V1
	245	SELDATA0DA	TA1	Use DATA0 as V0, DATA1 as V1
	246	SELDATA1DA	TA1	Use DATA1 as V0, DATA1 as V1
	247	SELDATA2DA	TA1	Use DATA2 as V0, DATA1 as V1
	248	EXECIFA		Run following if in A sequence
	249	EXECIFB		Run following if in B sequence
	250	EXECIFNLAS	Т	Run following if in last iteration of combined A and B sequence
	251	EXECIFLAST		Run following if in last iteration of combined A and B sequence
	252	EXECIFCARE	RY	Run following if CARRY bit is set
	253	EXECIFNCARRY		Run following if CARRY bit is not set
	254	EXECALWAYS		Resume execution

30.6.4 CRYPTO_STATUS - Status Register

Offset	Bit Position																															
0x010	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	=	9	6	80	7	9	2	4	က	7	_	0
Reset																														0	0	0
Access																														œ	œ	~
Name																														DMAACTIVE	INSTRRUNNING	SEQRUNNING

Bit	Name	Reset	Access	Description									
31:3	Reserved	To ensure contions	o ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conven- ons										
2	DMAACTIVE	0	R	DMA Action is Active									
	This bit indicates that	the AES module	e is waiting	for a DMA transfer to complete.									
1	INSTRRUNNING	0	R	Action is Active									
	This bit indicates that TO_CMD or due to a		•	cuting an instruction. The origin of the instruction is either through CRYP-									
0	SEQRUNNING	0	R	AES SEQUENCE Running									
	This bit indicates that the AES module is running an encryption/decryption SEQUENCE.												

30.6.5 CRYPTO_DSTATUS - Data Status Register

Offset		Bit Position																														
0x014	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	7	10	6	∞	7	9	5	4	က	2	_	0
Reset			•	•			•	0				×		>	S	•			•			>	Š			•	•	•		>	3	
Access								2				œ		۵	۲							٥	צ							Δ		
Name								CARRY				DDATA1MSB		SasMort	CONTACTIVISES							383 04	DDAIAULSBS							DATANZEBO		
Bit	Na	me					Re	set			Ac	ces	s I	Des	crip	tion																

		CAL	OD'	DD'		OD,		DA						
Bit	Name	Reset	Access	Description	1									
31:25	Reserved	To ensure co	ompatibility	with future dev	vices, always wr	ite bits to 0. Moi	re information in	1.2 Conven-						
24	CARRY	0	R	Carry From	Arithmetic Op	eration								
	Set on carry from ari	thmetic operation	ons											
23:21	Reserved	To ensure co	ompatibility	with future dev	rices, always wr	ite bits to 0. Moi	re information in	1.2 Conven-						
20	DDATA1MSB	Χ	R	MSB in DD	ATA1									
	Allows read of 255 ir	DDATA1. Does	s not deper	nd on RESULT	WIDTH in CRYF	PTO_WAC								
19:16	DDATA0MSBS	0xX	R	MSB in DD	ATA0									
	Allows read of 4 MSI	ws read of 4 MSBs in DDATA0. The bits depend on RESULTWIDTH in CRYPTO_WAC												
15:12	Reserved	To ensure co	ompatibility	with future dev	rices, always wr	ite bits to 0. Moi	re information in	1.2 Conven-						
11:8	DDATA0LSBS	0xX	R	LSBs in DD	ATA0									
	Allows read of 4 LSE	s in DDATA0												
7:4	Reserved	To ensure co	ompatibility	with future dev	rices, always wr	ite bits to 0. Moi	re information in	1.2 Conven-						
3:0	DATA0ZERO	0xX	R	Data 0 Zero)									
	This field contains fla	ags indicating if	any 32 bit	part of DATA0	s 0.									
	Value	Mode		Description										
	1	ZERO0TO31	1	In DATA0 bi	ts 0 to 31 are all	zero.								
	2	ZERO32TO6	33	In DATA0 bi	ts 32 to 63 are a	all zero.								
	4	ZERO64TO9	95	In DATA0 bits 64 to 95 are all zero.										
	8	ZERO96TO1	127	In DATA0 bi	ts 96 to 127 are	all zero.								
-														

30.6.6 CRYPTO_CSTATUS - Control Status Register

Offset			Bit Position												
0x018	30 30 29 28 27	25 25 25 27 27 29 20 20 20 20 20 20 20 20 20 20 20 20 20	0 1 2 3 4 5 2 6 7 8 8 6 9 1 1 2 1 3 4 5 6 7 9 9 6 7 9 9 9 9 9 9 1 1 2 1 3 1 4 5 1 5 1 5 1 5 1 5 1 5 1 5 1 5 1 5 1												
Reset		0000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0												
Access		<u>«</u>	ααααααα												
			鱼 눈												
Name		SEQIP	SEQPART V0												
Bit	Name	Reset Acces	ss Description												
31:25	Reserved	To ensure compatibilit	with future devices, always write bits to 0. More information in 1.2 Conven-												
24:20	SEQIP	0x00 R	Sequence Next Instruction Pointer												
	Next sequence ins	truction when in halted sec	quence												
19:18	Reserved	To ensure compatibilit	ty with future devices, always write bits to 0. More information in 1.2 Conven-												
17	SEQSKIP	0 R	R Sequence Skip Next Instruction												
	When in halted se	Vhen in halted sequence, tells whether next instruction will be skipped													
16	SEQPART	0 R	Sequence Part												
	Shows whether currently in part A or B of a sequence														
	Value	Mode	Description												
	0	SEQA													
	1	SEQB													
15:11	Reserved	To ensure compatibilit	ty with future devices, always write bits to 0. More information in 1.2 Conven-												
10:8	V1	0x2 R	Selected ALU Operand 1												
	Selectable operan	d for arithmetic operations													
	Value	Mode	Description												
	0	DDATA0													
	1	DDATA1													
	2	DDATA2													
	3	DDATA3													
	4	DDATA4													
	5	DATA0													
	6	DATA1													
	7	DATA2													
7:3	Reserved	To ensure compatibilit	ty with future devices, always write bits to 0. More information in 1.2 Conven-												

Bit	Name	Reset	Access	Description
2:0	V0	0x1	R	Selected ALU Operand 0
	Selectable operand for	arithmetic oper	rations	
	Value	Mode		Description
-	0	DDATA0		
	1	DDATA1		
	2	DDATA2		
	3	DDATA3		
	4	DDATA4		
	5	DATA0		
	6	DATA1		
-	7	DATA2		

30.6.7 CRYPTO_KEY - KEY Register Access (No Bit Access) (Actionable Reads)

Offset															Bi	t Pc	siti	on														
0x020	31	30	29	28	27	26	25	24	23	22	21	20	19	8	17	16	15	4	13	12	=	9	6	ω	7	9	5	4	က	2	_	0
Reset																>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>	0.0000000000000000000000000000000000000															
Access																	E 2 Y															
Name																7	L L															

Bit	Name	Reset	Access	Description
31:0	KEY	0xXXXXXXX X	RWH	Key Access

Access the KEY. 4x32bits (8x32bits if AES256 in CRYPTO_CTRL is set) read/write accesses are required to fully read/write KEY.

30.6.8 CRYPTO_KEYBUF - KEY Buffer Register Access (No Bit Access) (Actionable Reads)

Offset															Bi	t Po	ositi	on														
0x024	31	30	29	28	27	26	25	24	23	22	21	20	19	8	17	16	15	4	13	12	7	10	6	8	7	9	5	4	က	2	_	0
Reset																	OXXXXXXX															
Access																i	I M Y															
Name																Ĺ	KEYBUF															
Bit	Na	me					Re	set			Ac	ces	s I	Des	crip	tior	า															
31:0	KE	YBU	JF				0x) X	XXX	XXX	ίΧ	RW	/H		Key	Buf	fer	Acc	ess														
		cess te Kl				F. 4x	(32b	oits (8x32	2bits	s if A	\ES2	256	in C	RYF	РТС	CT	RL	is s	et) r	ead	/writ	e ac	ces	ses	are	requ	uire	d to	fully	rea	d/

30.6.9 CRYPTO_SEQCTRL - Sequence Control

Offset														В	it P	ositi	ion																	
0x030	31	30	29	28	27	26	25	23	22	21	20	19	18	17	16	15	14	13	1.0	1 4	=	10	σ) c	α	7	9	. 4	ဂ	4	က	2	-	- 0
Reset	0		0	0	6	OX O	0×0			ç	OXO																000000							
Access	R M		A.W	RW	- 5	I X Y	RWH			Š	<u>^</u>																I X Y							
Name	HALT		DMA1PRESA	DMA0PRESA	0 7	DMA1SKIP	DMA0SKIP			770019	BLUCKSIZE															F	LENGIHA							
Bit	Na	me					Reset			Ac	ces	S	Des	crip	tio	1																		
31	НА	LT		0 RW Halt Sequence epping through CRYPTO instructions in the sequence for debugging. To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Co																														
	Allo	ows	step	pin	g through CRYPTO instructions in the sequence for debugging.																													
30	Re	serv	red			0 RW Halt Sequence g through CRYPTO instructions in the sequence for debugging. To ensure compatibility with future devices, always write bits to 0. More information in 1.2 C															2 C	onve	en-											
29	DN	1A1F	PRE	0 RW Halt Sequence oping through CRYPTO instructions in the sequence for debugging. To ensure compatibility with future devices, always write bits to 0. More information in 1.2 C tions																														
						d by PTC		k on	ne>	ct DI	MA1	WF	R trig	gere	ed w	rite	. Us	e thi	is t	oge	the	r w	ith	DI	МΑ	1SI	KIP	o to	er	nab	le ii	n-pla	ace	con-
28	DM	1A0F	PRE	SA			0			RV	V		DM	A0 F	Pres	erv	e a																	
						d by	rtes bac	k on	ne>	ct DI	MA0	WF	R trig	gere	ed w	vrite	. Us	e thi	is t	oge	the	r w	ith	DN	МA	0SI	KIP	o to	er	nab	le ii	n-pla	ace	con-
27:26	DN	1A15	SKIF)			0x0			RV	۷H		DM	A1 S	Skip)																		
	Set	t to r	num	ber	of b	ytes	to excl	ude	fron	n da	ta re	ecei	ived	by r	ext	DM	A1R	RD in	nsr	ucti	on													
25:24	DM	1A05	SKIF)			0x0			RV	۷H		DM	A0 S	Skip)																		
	Set	t to r	num	ber	of b	ytes	to excl	ude	fron	n da	ta re	ecei	ived	by r	ext	DM	A0R	RD in	nsr	ucti	on													
23:22	Re	serv	red				To ens	ure	com	pati	bility	/ Wi	ith fu	iture	de	vice.	s, al	way:	'S V	vrite	e bit	ts to	0 (). M	1or	e in	for	ma	tio	n ii	1 1	2 C	onve	en-
21:20	BL	OCK	(SIZ	Έ			0x0			RV	V		Size	e of	Dat	a Bl	ock	S																
							ocks pro ence)	oces	sed	in e	each	ite	ratio	n of	a se	eque	ence	e run	nnii	ng o	n a	da	ata	set	(S	ee i	rela	ated	d n	ote	in			
	Val	ue					Mode						Des	crip	tion																			
	0						16BYT	ES					A bl	ock	is 1	6 by	tes	long	9															
	1						32BYT	ES					A bl	ock	is 3	2 by	tes	long)															
	2						64BYT	ES					A bl	ock	is 6	4 by	tes	long)															
19:14	Re	serv	red				To ens	ure	com	pati	bility	/ Wi	ith fu	iture	de	vice.	s, al	way	'S V	vrite	bit	ts to	0 (). M	1or	e in	for	ma	tio	n ii	1 1	2 C	onve	en-

LENGTHA

13:0

0x0000

RWH

Buffer Length a in Bytes

This field sets the number of bytes to be handled during the repeated sequence. Set it to the exact number of bytes. If the number is not a multiple of BLOCKSIZE, the last data block is zero-padded. Format is unsigned integer.

30.6.10 CRYPTO_SEQCTRLB - Sequence Control B

Offset															Bi	it Po	siti	on														
0x034	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	1	9	6	8	7	9	5	4	က	2	_	0
Reset			0	0																				•	0	nnnnxn						
Access			ZW W	RW																						I A Y						
Name			DMA1PRESB	DMA0PRESB																					i F	LENG! HB						

Bit	Name	Reset	Access	Description
31:30	Reserved	To ensure o	compatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
29	DMA1PRESB	0	RW	DMA1 Preserve B
				DMA1PRESA for in-place conversions where all data is written out from a-set is written, enable only this to preserve the data read in during part A
28	DMA0PRESB	0	RW	DMA0 Preserve B
	•		•	DMA0PRESA for in-place conversions where all data is written out from a-set is written, enable only this to preserve the data read in during part A
27:14	Reserved	To ensure o	compatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
13:0	LENGTHB	0x0000	RWH	Buffer Length B in Bytes
	Sets the number o	f bvtes to be han	idled in a sec	ond iteration over a programmed sequence.

30.6.11 CRYPTO_IF - AES Interrupt Flags

Offset															Bi	t Po	siti	on														
0x040	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	တ	∞	7	9	2	4	3	2	_	0
Reset		•		•		•										•		•						•					0	0	0	0
Access																													2	~	22	<u>~</u>
Name																													BUFUF	BUFOF	SEQDONE	INSTRDONE

Bit	Name	Reset	Access	Description
31:4	Reserved	To ensure cor tions	mpatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
3	BUFUF	0	R	Buffer Underflow
	Set if the buffer REAL	DBUFFER expe	iences an	underflow when attempting a read.
2	BUFOF	0	R	Buffer Overflow
	Set if the buffer WRIT	EBUFFER expe	eriences an	overflow when attempting a write.
1	SEQDONE	0	R	Sequence Done
	Set when an instruction	on sequence ha	s complete	d
0	INSTRDONE	0	R	Instruction Done
	Set when an instruction	on has complete	ed	

30.6.12 CRYPTO_IFS - Interrupt Flag Set Register

Offset															Bi	t Po	siti	on														
0x044	33	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	ဝ	∞	7	9	5	4	က	2	_	0
Reset			•			•		•							•					•			•				•		0	0	0	0
Access																													W	W1	W M	M
Name																													BUFUF	BUFOF	SEQDONE	INSTRDONE

Bit	Name	Reset	Access	Description
31:4	Reserved	To ensure o	compatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
3	BUFUF	0	W1	Set BUFUF Interrupt Flag
	Write 1 to set the E	BUFUF interrupt	flag	
2	BUFOF	0	W1	Set BUFOF Interrupt Flag
	Write 1 to set the E	SUFOF interrupt	flag	
1	SEQDONE	0	W1	Set SEQDONE Interrupt Flag
	Write 1 to set the S	SEQDONE interr	upt flag	
0	INSTRDONE	0	W1	Set INSTRDONE Interrupt Flag
	Write 1 to set the II	NSTRDONE inte	errupt flag	

30.6.13 CRYPTO_IFC - Interrupt Flag Clear Register

Offset															Ві	it Po	siti	on														
0x048	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	ω	7	9	5	4	က	2	_	0
Reset			•								•				•	•			•							•	•	•	0	0	0	0
Access																													(R)W1	(R)W1	(R)W1	(R)W1
Name																													BUFUF	BUFOF	SEQDONE	INSTRDONE

Bit	Name	Reset	Access	Description
31:4	Reserved	To ensure o	compatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
3	BUFUF	0	(R)W1	Clear BUFUF Interrupt Flag
	Write 1 to clear the (This feature must		Ū	ng returns the value of the IF and clears the corresponding interrupt flags .
2	BUFOF	0	(R)W1	Clear BUFOF Interrupt Flag
	Write 1 to clear the (This feature must	•	•	ng returns the value of the IF and clears the corresponding interrupt flags .
1	SEQDONE	0	(R)W1	Clear SEQDONE Interrupt Flag
	Write 1 to clear the flags (This feature			eading returns the value of the IF and clears the corresponding interrupt MSC.).
0	INSTRDONE	0	(R)W1	Clear INSTRDONE Interrupt Flag
	Write 1 to clear the flags (This feature			Reading returns the value of the IF and clears the corresponding interrupt //SC.).

30.6.14 CRYPTO_IEN - Interrupt Enable Register

Offset															Bi	t Po	siti	on														
0x04C	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	ω	7	9	5	4	က	2	_	0
Reset		•	•			•					•		•	•	•		•	•	•	•		•							0	0	0	0
Access																													₩	ZW W	₹	R W
Name																													BUFUF	BUFOF	SEQDONE	INSTRDONE

Bit	Name	Reset	Access	Description
31:4	Reserved	To ensure contions	mpatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
3	BUFUF	0	RW	BUFUF Interrupt Enable
	Enable/disable the BU	JFUF interrupt		
2	BUFOF	0	RW	BUFOF Interrupt Enable
	Enable/disable the BU	JFOF interrupt		
1	SEQDONE	0	RW	SEQDONE Interrupt Enable
	Enable/disable the SE	EQDONE interru	ıpt	
0	INSTRDONE	0	RW	INSTRDONE Interrupt Enable
	Enable/disable the IN	STRDONE inter	rupt	

30.6.15 CRYPTO_SEQ0 - Sequence Register 0

Offset	Bit Position Compared to the content of the cont																															
0x050	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	7	10	6	8	7	9	5	4	8	2	_	0
Reset	000000000000000000000000000000000000000															Č	0000															
Access	NA NA														<u> </u>	<u>}</u>							Š	<u>}</u>								
Name		3 3																		NCT D1								Ĭ	INS I KO			

Bit	Name	Reset	Access	Description
DIL	Name	Reset	Access	Description
31:24	INSTR3	0x00	RW	Sequence Instruction 3
	Sequence instr	ruction. See INSTR in	CRYPTO_0	CMD for a possible values.
23:16	INSTR2	0x00	RW	Sequence Instruction 2
	Sequence instr	ruction. See INSTR in	CRYPTO_0	CMD for a possible values.
15:8	INSTR1	0x00	RW	Sequence Instruction 1
	Sequence inst	ruction. See INSTR in	CRYPTO_0	CMD for a possible values.
7:0	INSTR0	0x00	RW	Sequence Instruction 0
	Sequence instr	ruction. See INSTR in	CRYPTO_0	CMD for a possible values.

30.6.16 CRYPTO_SEQ1 - Sequence Register 1

Offset		Bit Po	sition	
0x054	31 30 29 27 27 26 26 27 27 26 27 27	23 22 21 20 20 19 17 17	15	7 8 10
Reset	00×0	00×0	00×0	00×00
Access	RW	RW	RW	RW
Name	INSTR7	INSTR6	INSTR5	INSTR4

Bit	Name	Reset	Access	Description
31:24	INSTR7	0x00	RW	Sequence Instruction 7
	Sequence instruction	n. See INSTR in	CRYPTO_0	CMD for a possible values.
23:16	INSTR6	0x00	RW	Sequence Instruction 6
	Sequence instruction	n. See INSTR in	CRYPTO_0	CMD for a possible values.
15:8	INSTR5	0x00	RW	Sequence Instruction 5
	Sequence instruction	n. See INSTR in	CRYPTO_0	CMD for a possible values.
7:0	INSTR4	0x00	RW	Sequence Instruction 4
	Sequence instruction	n. See INSTR ir	CRYPTO_0	CMD for a possible values.

30.6.17 CRYPTO_SEQ2 - Sequence Register 2

Offset		Bit Po	osition	
0x058	31 30 29 28 27 27 26 26 27 27	23 22 21 20 20 19 19 17 17	6 9 9 8	7 9 4 6 7 7 8 8 8 8 8 8 9 9 9 9 10 <td< th=""></td<>
Reset	00×0	00×0	00×0	00×00
Access	RW	RW	RW	RW
Name	INSTR11	INSTR10	INSTR9	INSTR8

Bit	Name	Reset	Access	Description
31:24	INSTR11	0x00	RW	Sequence Instruction 11
	Sequence instruction	on. See INSTR	in CRYPTO_0	CMD for a possible values.
23:16	INSTR10	0x00	RW	Sequence Instruction 10
	Sequence instruction	on. See INSTR	in CRYPTO_0	CMD for a possible values.
15:8	INSTR9	0x00	RW	Sequence Instruction 9
	Sequence instruction	on. See INSTR	in CRYPTO_0	CMD for a possible values.
7:0	INSTR8	0x00	RW	Sequence Instruction 8
	Sequence instruction	on. See INSTR	in CRYPTO_0	CMD for a possible values.

30.6.18 CRYPTO_SEQ3 - Sequence Register 3

Offset															Bi	t Po	siti	on														
0x05C	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	5	4	က	2	_	0
Reset		00×0																		0	OXO							0	nxn			
Access		WW W 0x 0x 0x 0x 0x 0x 0x 0x 0x 0x 0x 0x 0x																		2	<u>.</u>							2	<u>}</u>			
Name		3 3																		CTOTAL CTOTAL	2							CTOTO	7 CNI			

Bit	Name	Reset	Access	Description
31:24	INSTR15	0x00	RW	Sequence Instruction 15
	Sequence instr	uction. See INSTR in	CRYPTO_0	CMD for a possible values.
23:16	INSTR14	0x00	RW	Sequence Instruction 14
	Sequence instr	uction. See INSTR in	CRYPTO_0	CMD for a possible values.
15:8	INSTR13	0x00	RW	Sequence Instruction 13
	Sequence instr	uction. See INSTR in	CRYPTO_0	CMD for a possible values.
7:0	INSTR12	0x00	RW	Sequence Instruction 12
	Sequence instr	uction. See INSTR in	CRYPTO_0	CMD for a possible values.

30.6.19 CRYPTO_SEQ4 - Sequence Register 4

Offset															Bi	t Po	siti	on														
0x060	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	11	9	6	∞	7	9	5	4	က	2	_	0
Reset															noxo																	
Access														2							Ž	<u>}</u>										
Name				07070	2 2 0 2 0							STOTOINI	2							NCTD17	2							5	0 Y 0 N			

Bit	Name	Reset	Access	Description
31:24	INSTR19	0x00	RW	Sequence Instruction 19
	Sequence instru	uction. See INSTR in	CRYPTO_0	CMD for a possible values.
23:16	INSTR18	0x00	RW	Sequence Instruction 18
	Sequence instru	uction. See INSTR in	CRYPTO_0	CMD for a possible values.
15:8	INSTR17	0x00	RW	Sequence Instruction 17
	Sequence instru	uction. See INSTR in	CRYPTO_0	CMD for a possible values.
7:0	INSTR16	0x00	RW	Sequence Instruction 16
	Sequence instru	uction. See INSTR in	CRYPTO_0	CMD for a possible values.

30.6.20 CRYPTO_DATA0 - DATA0 Register Access (No Bit Access) (Actionable Reads)

Offset															Bi	t Po	ositi	on														
0x080	31	30	29	28	27	26	25	24	23	22	2	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	5	4	က	2	_	0
Reset																	OXXXXXXXX															
Access																	I M Y															
Name																()	DAIAO															
Bit	Na	me					Re	set			Ac	ces	s	Des	crip	tior	1															
31:0	DA	TA0					0xX X	ΧX	XXX	ίX	RW	/H		Data	a 0 <i>A</i>	Acc	ess															
	Aco	Access to DATA0. 4x32bits read/write accesses are required to fully read/write DATA0																														

30.6.21 CRYPTO_DATA1 - DATA1 Register Access (No Bit Access) (Actionable Reads)

Offset															Bi	t Po	siti	on														
0x084	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	=	10	6	∞	7	9	5	4	က	2	_	0
Reset																																
Access																	2															
Name																TATA C	<u> </u>															

Bit	Name	Reset	Access	Description
31:0	DATA1	0xXXXXXXX X	RWH	Data 1 Access
	Access to DATA1. 4x3	32bits read/write	accesses	are required to fully read/write DATA1

30.6.22 CRYPTO_DATA2 - DATA2 Register Access (No Bit Access) (Actionable Reads)

Offset															Bi	t Po	ositi	on														
0x088	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	5	4	က	2	_	0
Reset																	UXXXXXXXX															
Access																	I M Y															
Name																()	DAIAZ															
Bit	Na	me					Re	set			Ac	cess	S	Des	crip	tior	1															
31:0	DA	TA2					0xX X	ΧX	XXX	X	RW	/H		Data	2 A	Acc	ess															
	Acc	Access to DATA2. 4x32bits read/write accesses are required to fully read/write DATA2.																														

30.6.23 CRYPTO_DATA3 - DATA3 Register Access (No Bit Access) (Actionable Reads)

Offset	Bit Position
0x08C	33 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3
Reset	XXXXXX0
Access	RWH H
Name	DATA3

Bit	Name	Reset	Access	Description
31:0	DATA3	0xXXXXXXX X	RWH	Data 3 Access

Access to DATA3. 4x32bits read/write accesses are required to fully read/write DATA3.

30.6.24 CRYPTO_DATA0XOR - DATA0XOR Register Access (No Bit Access) (Actionable Reads)

Offset															Bit	t Po	sitio	on														
0x0A0	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	7	19	6	ω	7	9	5	4	3	2	_	0
Reset																XXXXXXXXX																
Access																RWH																
Name																DATAOXOR																
Bit	Nai	me					Re	set			Ac	ces	s I	Des	crip	tion																
31:0	DA	TA0>	KOR				0x)	XXX	XXX	ίX	RV	/H		XOF	R Da	ta 0	Ac	ces	s													

Any value written to this register will be XOR'ed with the value of DATA0. The result is stored in DATA0. Reads return DATA0 directly. 4x32bits read/write accesses are required to perform a full XOR write to DATA0

30.6.25 CRYPTO_DATA0BYTE - DATA0 Register Byte Access (No Bit Access) (Actionable Reads)

Offset															Bi	it Po	siti	on														
0x0B0	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	2	4	က	2	_	0
Reset		•	•	•	•					•			•	•	•	•	•		•	•								>	XXX			
Access																													[} Y			
Name																												L + > 0	-			

Bit	Name	Reset	Access	Description
31:8	Reserved	To ensure cor tions	npatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
7:0	DATA0BYTE	0xXX	RWH	Data 0 Byte Access
	Access to DATA0. 16: multiples of 4, or data			are required to fully read/write DATA0. Accesses must be performed in

30.6.26 CRYPTO_DATA1BYTE - DATA1 Register Byte Access (No Bit Access) (Actionable Reads)

Offset															Bi	t Po	siti	on														
0x0B4	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	5	4	က	2	_	0
Reset											•								•			•	•	•			•	>	X			
Access																												2	I A Y			
Name																												+ V C V V + V	DAIAIBYIE			

Bit	Name	Reset	Access	Description
31:8	Reserved	To ensure cor tions	npatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
7:0	DATA1BYTE	0xXX	RWH	Data 1 Byte Access
	Access to DATA1. 162 multiples of 4, or data			are required to fully read/write DATA1. Accesses must be performed in

30.6.27 CRYPTO_DATA0XORBYTE - DATA0 Register Byte XOR Access (No Bit Access) (Actionable Reads)

Offset	Bit Position	
0x0BC	8 8 6 6 7 7 7 7 7 7 7 8 <th>r 0 0 4 6 7 F 0</th>	r 0 0 4 6 7 F 0
Reset		XXXX
Access		RWH
Name		DATA0XORBYTE

Bit	Name	Reset	Access	Description
31:8	Reserved	To ensure contions	mpatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
7:0	DATA0XORBYTE	0xXX	RWH	Data 0 XOR Byte Access
				are required to fully read/write DATA0. Written data is XOR'ed with the ale performed in multiples of 4, or data incoherency may occur

30.6.28 CRYPTO_DATA0BYTE12 - DATA0 Register Byte 12 Access (No Bit Access)

Offset	Bit Position	
0x0C0	31 32 33 34 35 37 37 37 37 37 37 37 37 37 37 37 37 37	r 9 r 4 r 7 r 0
Reset		××××
Access		RWH
Name		DATA0BYTE12

Bit	Name	Reset	Access	Description
31:8	Reserved	To ensure o	compatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
7:0	DATA0BYTE12	0xXX	RWH	Data 0 Byte 12 Access
	Access to DATA0 by	/te 12.		

30.6.29 CRYPTO_DATA0BYTE13 - DATA0 Register Byte 13 Access (No Bit Access)

Offset															Bi	t Po	siti	on														
0x0C4	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	∞	7	9	5	4	က	2	_	0
Reset					•		•						•	•	•			•			•		•	•		•	•	>	XXX			
Access																													I A Y			
Name																												ţ	DAIAUBYIE13			

Bit	Name	Reset	Access	Description
31:8	Reserved	To ensure co	ompatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
7:0	DATA0BYTE13	0xXX	RWH	Data 0 Byte 13 Access
	Access to DATA0 byt	e 13.		

30.6.30 CRYPTO_DATA0BYTE14 - DATA0 Register Byte 14 Access (No Bit Access)

Offset	Bit Position	
0x0C8	30 30 30 30 30 30 30 30 4 4 4 4 4 4 4 4	~ 0 \ \tau \ 4 \ \tau \ \ \tau \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
Reset		XXX0
Access		RWH
Name		DATA0BYTE14

Bit	Name	Reset	Access	Description
31:8	Reserved	To ensure o	compatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
7:0	DATA0BYTE14	0xXX	RWH	Data 0 Byte 14 Access
	Access to DATA0 by	rte 14.		

30.6.31 CRYPTO_DATA0BYTE15 - DATA0 Register Byte 15 Access (No Bit Access)

Offset															Bi	t Po	siti	on														
0x0CC	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	∞	7	9	2	4	က	2	_	0
Reset					•		•						•	•		•	•	•			•	•	•	•		•	•	>	XXX			
Access																													I A Y			
Name																												ţ	DAIAUBYIETS			

Bit	Name	Reset	Access	Description
31:8	Reserved	To ensure co	ompatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
7:0	DATA0BYTE15	0xXX	RWH	Data 0 Byte 15 Access
	Access to DATA0 byt	e 15.		

30.6.32 CRYPTO_DDATA0 - DDATA0 Register Access (No Bit Access) (Actionable Reads)

Offset															Bi	t Po	siti	on														
0x100	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	7	10	ဝ	8	7	9	5	4	က	2	_	0
Reset																******																
Access	NW N N N N N N N N N N N N N N N N N N																															
Name																ONTAGO																
Bit	Na	me					Re	set			Ac	ces	s	Des	crip	tion																
31:0	DD	ATA	0				0x) X	XXX	XXX	ίX	RW	/H		Dou	ble	Data	a 0 /	Acc	ess													

30.6.33 CRYPTO_DDATA1 - DDATA1 Register Access (No Bit Access) (Actionable Reads)

Access to DDATA0. 8x32bits read/write accesses are required to fully read/write DDATA0.

Offset															Bi	t Po	siti	on														
0x104	31	39	29	28	27	26	25	24	23	22	21	20	19	9	17	16	15	4	13	12	7	10	ဝ	∞	7	9	5	4	က	7	_	0
Reset																>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>	OXVVVVVV															
Access																																
Name																, A L																

Bit	Name	Reset	Access	Description
31:0	DDATA1	0xXXXXXXX X	RWH	Double Data 0 Access

Access to DDATA1, which is equal to the full width of KEY regardless of AES256 in CRYPTO_CTRL. 8x32bits read/write accesses are required to fully read/write DDATA1.

30.6.34 CRYPTO_DDATA2 - DDATA2 Register Access (No Bit Access) (Actionable Reads)

Offset															Bit	Posit	ion														
0x108	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	5 5	4	13	12	=	10	6	8	7	9	5	4	က	2	_	0
Reset	XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX																														
Access																RWH															
Name																DDATA2															

Bit	Name	Reset	Access	Description
31:0	DDATA2	0xXXXXXXX X	RWH	Double Data 0 Access

Access to DDATA2, which consists of {DATA1, DATA0}. 8x32bits read/write accesses are required to fully read/write DDATA2.

30.6.35 CRYPTO_DDATA3 - DDATA3 Register Access (No Bit Access) (Actionable Reads)

Offset	Bit Position
0x10C	33 30 31 31 31 32 32 32 32 33 33 33 33 33 34 35 36 37 38 38 39 39 39 39 39 39 39 39 39 39 39 39 39
Reset	XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
Access	RWH
Name	DDATA3

Bit	Name	Reset	Access	Description
31:0	DDATA3	0xXXXXXXX X	RWH	Double Data 0 Access

Access to DDATA3, which consists of {DATA3, DATA2}. 8x32bits read/write accesses are required to fully read/write DDATA3.

30.6.36 CRYPTO_DDATA4 - DDATA4 Register Access (No Bit Access) (Actionable Reads)

Offset															Bit	Posit	ion														
0x110	31	30	29	28	27	26	25	24	23	22	21	20	19	9	17	15	14	13	12	7	10	6	8	7	9	5	4	3	2	_	0
Reset	XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX																														
Access																RWH															
Name																DDATA4															

Bit	Name	Reset	Access	Description
31:0	DDATA4	0xXXXXXXX	RWH	Double Data 0 Access

Access to DDATA4, which is equal to the full width of KEYBUF regardless of AES256 in CRYPTO_CTRL. 8x32bits read/write accesses are required to fully read/write DDATA4.

30.6.37 CRYPTO_DDATA0BIG - DDATA0 Register Big Endian Access (No Bit Access) (Actionable Reads)

Offset															Bi	t Po	siti	on														
0x130	31	30	29	28	27	26	25	24	23	22	21	20	19	8	17	16	15	14	13	12	=	10	တ	ω	7	9	5	4	က	2	_	0
Reset	XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX																															
Access																																
Name																SIADATADA	DIAMAN															

Bit	Name	Reset	Access	Description
31:0	DDATA0BIG	0xXXXXXXX X	RWH	Double Data 0 Big Endian Access
	Big endian access to	DDATA0. 8x32b	its read/wr	ite accesses are required to fully read/write DDATA0.

30.6.38 CRYPTO_DDATA0BYTE - DDATA0 Register Byte Access (No Bit Access) (Actionable Reads)

Offset															Bi	t Po	siti	on														
0x140	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	9	6	∞	7	9	5	4	က	2	_	0
Reset											•								•		•						•	3	X			
Access																													I A Y			
Name																												ţ	DDAIAOBYIE			

Bit	Name	Reset	Access	Description
31:8	Reserved	To ensure contions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
7:0	DDATA0BYTE	0xXX	RWH	Ddata 0 Byte Access
	Access to DDATA0. 3 multiples of 4, or data			es are required to fully read/write DDATA0. Accesses must be performed in

30.6.39 CRYPTO_DDATA1BYTE - DDATA1 Register Byte Access (No Bit Access) (Actionable Reads)

Offset															Bi	t Po	siti	on														
0x144	31	30	29	28	27	26	25	24	23	22	21	20	19	8	17	16	15	4	13	12	7	10	6	8	7	9	5	4	က	2	_	0
Reset																												>	X			
Access																												-	L 2 Y			
Name																												H	-			

Bit	Name	Reset	Access	Description
31:8	Reserved	To ensure contions	npatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
7:0	DDATA1BYTE	0xXX	RWH	Ddata 1 Byte Access
	Access to DDATA1. 3 multiples of 4, or data			es are required to fully read/write DDATA1. Accesses must be performed in

30.6.40 CRYPTO_DDATA0BYTE32 - DDATA0 Register Byte 32 Access (No Bit Access)

Offset															Bi	t Po	siti	on														
0x148	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	∞	7	9	5	4	က	2	_	0
Reset									•				•					•				•								>	\	
Access																														D/V/D		
Name																														DDATA0BVTE32	100000	

Bit	Name	Reset	Access	Description
31:4	Reserved	To ensure o	compatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
3:0	DDATA0BYTE32	0xX	RWH	Ddata 0 Byte 32 Access
	Access to DDATA0 b	yte 32. This is	used when F	RESULTWIDTH in CRYPTO_WAC is set to 260BIT.

30.6.41 CRYPTO_QDATA0 - QDATA0 Register Access (No Bit Access) (Actionable Reads)

Offset															Bit	Pos	sitio	on														
0x180	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	∞	7	9	5	4	က	2	_	0
Reset																XXXXXXXXXX																
Access																RWH																
Name																QDATA0																

Bit	Name	Reset	Access	Description
31:0	QDATA0	0xXXXXXXX X	RWH	Quad Data 0 Access
	Access to QDATA0, v QDATA0.	vhich is equal to	(DDATA1,	DDATA0}. 16x32bits read/write accesses are required to fully read/write

30.6.42 CRYPTO_QDATA1 - QDATA1 Register Access (No Bit Access) (Actionable Reads)

Offset															Bit	Posi	tion														
0x184	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	ر	14	<u>t</u> (:	12	7	10	6	8	7	9	5	4	က	2	_	0
Reset													·			0xxxxxxxx	•		·												
Access																RWH															
Name																QDATA1															

Bit	Name	Reset	Access	Description
31:0	QDATA1	0xXXXXXXX	RWH	Quad Data 1 Access

Access to QDATA1, which is equal to {DATA3, DATA2, DATA1, DATA0} and {DDATA3, DDATA2}. 16x32bits read/write accesses are required to fully read/write QDATA1.

30.6.43 CRYPTO_QDATA1BIG - QDATA1 Register Big Endian Access (No Bit Access) (Actionable Reads)

Offset	Bit Position
0x1A4	33 34 4 5 6 6 7 7 12 13 14 15 15 15 15 15 15 15 15 15 15 15 15 15
Reset	XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
Access	R ₩ H
Name	QDATA1BIG

Bit	Name	Reset	Access	Description
31:0	QDATA1BIG	0xXXXXXXX X	RWH	Quad Data 1 Big Endian Access

Big endian access to QDATA1, which is equal to {DATA3, DATA1, DATA0} and {DDATA3, DDATA2}. 16x32bits read/write accesses are required to fully read/write QDATA1.

30.6.44 CRYPTO_QDATA0BYTE - QDATA0 Register Byte Access (No Bit Access) (Actionable Reads)

Offset															Bi	t Po	siti	on														
0x1C0	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	∞	7	9	5	4	က	2	-	0
Reset			•			•		•	•			•		•		•	•										•	>	XXX			
Access																													I Š			
Name																												H	_			

Bit	Name	Reset	Access	Description
31:8	Reserved	To ensure tions	compatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
7:0	QDATA0BYTE	0xXX	RWH	Qdata 0 Byte Access
	Access to QDATA0. multiples of 4, or da			es are required to fully read/write QDATA0. Accesses must be performed in


30.6.45 CRYPTO_QDATA1BYTE - QDATA1 Register Byte Access (No Bit Access) (Actionable Reads)

Offset	Bit Position	
0x1C4	8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	~ 0 \tau 4 \tau 0 + 0
Reset		XXX
Access		RWH
Name		QDATA1BYTE

Bit	Name	Reset	Access	Description									
31:8	Reserved	To ensure cor tions	o ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conver ons										
7:0	QDATA1BYTE	0xXX	RWH	Qdata 1 Byte Access									
	Access to QDATA1. 64x8bits read/write accesses are required to fully read/write QDATA1. Accesses must be performed in multiples of 4, or data incoherency may occur												

31. GPIO - General Purpose Input/Output





Quick Facts

What?

The General Purpose Input/Output (GPIO) is used for pin configuration, direct pin manipulation and sensing, as well as routing for peripheral pin connections.

Why?

Easy to use and highly configurable input/output pins are important to fit many communication protocols as well as minimizing software control overhead. Flexible routing of peripheral functions helps to ease PCB layout.

How?

Each pin on the device can be individually configured as either an input or an output with several different drive modes. Also, individual bit manipulation registers minimizes control overhead. Peripheral connections to pins can be routed to several different locations, thus solving congestion issues that may arise with multiple functions on the same pin. Fully asynchronous interrupts can also be generated from any pin.

31.1 Introduction

In the EFR32 devices the General Purpose Input/Output (GPIO) pins are organized into ports with up to 16 pins each. These GPIO pins can individually be configured as either an output or input. More advanced configurations like open-drain, open-source, and glitch filtering can be configured for each individual GPIO pin. The GPIO pins can also be overridden by peripheral pin connections, like Timer PWM outputs or USART communication, which can be routed to several locations on the device. The GPIO supports up to 16 asynchronous external pin interrupts, which enable interrupts from any pin on the device. Also, the input value of a pin can be routed through the Peripheral Reflex System to other peripherals.

Note: To use the GPIO, the GPIO clock must first be enabled in CMU_HFBUSCLKEN0. Setting this bit enables the HFBUSCLK for the GPIO.

31.2 Features

- · Individual configuration for each pin
 - · Tristate (reset state)
 - Push-pull
 - · Open-drain
 - · Pull-up resistor
 - · Pull-down resistor
 - · Drive strength
 - 1 mA
 - 10 mA
 - Slewrate
 - · Over Voltage Tolerance
- EM4 IO pin retention
 - · Output enable
 - · Output value
 - · Pull enable
 - · Pull direction
 - · Over Voltage Tolerance
- · EM4 wake-up on selected GPIO pins
- · Glitch suppression input filter
- · Alternate functions (e.g. peripheral outputs and inputs)
 - · Routed to several locations on the device
 - · Pin connections can be enabled individually
 - · Output data can be overridden by peripheral
 - · Output enable can be overridden by peripheral
- · Toggle register for output data
- · Dedicated data input register (read-only)
- · Interrupts
 - · 2 Interrupt lines using either levels or edges
 - EM4 wake-up pins are selectable for level interrupts
 - · All GPIO pins are selectable for edge interrupts
 - · Separate enable, status, set and clear registers
 - · Asynchronous sensing
 - · Rising, falling or both edges
 - · High or low level detection
 - · Wake up from EM0 Active-EM3 Stop
- · Peripheral Reflex System producer
 - · All GPIO pins are selectable
- · Configuration lock functionality to avoid accidental changes

31.3 Functional Description

An overview of the GPIO module is shown in Figure 31.1 Pin Configuration on page 1070. The GPIO pins are grouped into 16-pin ports. Each individual GPIO pin is called Pxn where x indicates the port (A, B, C ...) and n indicates the pin number (0,1,....,15). Fewer than 16 bits may be available on some ports, depending on the total number of I/O pins on the package. After a reset, both input and output are disabled for all pins on the device, except for the Serial Wire Debug pins.

To use a pin, the Mode Register (GPIO_Px_MODEL/GPIO_Px_MODEH) must be configured for the pin to make it an input or output. These registers can also do more advanced configuration, which is covered in 31.3.1 Pin Configuration. When the port is configured as an input or an output, the Data In Register (GPIO_Px_DIN) can be used to read the level of each pin in the port (bit n in the register is connected to pin n on the port). When configured as an output, the value of the Data Out Register (GPIO_Px_DOUT) will be driven to the pin.

The DOUT value can be changed in 4 different ways:

- · Writing to the GPIO_Px_DOUT register
- · Writing the BITSET address of the GPIO Px DOUT register sets the DOUT bits
- Writing the BITCLEAR address of the GPIO_Px_DOUT register clears the DOUT bits
- Writing the GPIO_Px_DOUTTGL register toggles the corresponding DOUT bits

Reading the GPIO_Px_DOUT register will return its contents. Reading the GPIO_Px_DOUTTGL register will return 0.




Figure 31.1. Pin Configuration

31.3.1 Pin Configuration

In addition to setting the pins as either outputs or inputs, the GPIO_Px_MODEL and GPIO_Px_MODEH registers can be used for more advanced configurations. GPIO_Px_MODEL contains 8 bit fields named MODEn (n=0,1,..7) which control pins 0-7, while GPIO_Px_MODEH contains 8 bit fields named MODEn (n=8,9,..15) which control pins 8-15. In some modes GPIO_Px_DOUT is also used for extra configurations like pull-up/down and glitch suppression filter enable. Table 31.1 Pin Configuration on page 1071 shows the available configurations.

Table 31.1. Pin Configuration

MODEn	Input	Output	DOUT	Pull- down	Pull- up	Alt Port Ctrl	Input Filter	Description			
DISABLED	Disabled	Disabled	0					Input disabled			
			1		On			Input disabled with pull-up			
INPUT	Enabled		0					Input enabled			
	if not DINDIS	Push- pull	1				On	Input enabled with filter			
INPUTPULL			0	On				Input enabled with pull-down			
			1		On			Input enabled with pull-up			
INPUTPULLFILTER			0	On			On	Input enabled with pull- down and filter			
			1		On		On	Input enabled with pull-up and filter			
PUSHPULL	_		х					Push-pull			
PUSHPULLALT			х			On		Push-pull with alternate port control values			
WIREDOR		Open Source (Wired- OR)	х					Open-source			
WIREDORPULLDOWN			х	On				Open-source with pull-down			
WIREDAND			х					Open-drain			
WIREDANDFILTER		Drain (Wired-	х				On	Open-drain with filter			
WIREDANDPULLUP		AND)	х		On			Open-drain with pull-up			
WIREDANDPULLUPFILTER			х		On		On	Open-drain with pull-up and filter			
WIREDANDALT			х			On		Open-drain with alternate port control values			
WIREDANDALTFILTER			х			On	On	Open-drain with alternate port control values and filter			
WIREDANDALTPULLUP			х		On	On		Open-drain with alternate port control values and pull-up			
WIREDANDALTPULLUPFILTER			х		On	On	On	Open-drain with alternate port control values, pull-up and filter			

MODEn determines which mode the pin is in at a given time. Setting MODEn to DISABLED disables the pin, reducing power consumption to a minimum. When the output driver, input driver and Over Voltage Tolerance is disabled, the pin can be used as a connection for an analog module. An input is enabled by setting MODEn to any value other than DISABLED while DINDIS for the given port is cleared.

Set DINDIS to disable the input of a gpio port. The pull-up, pull-down and glitch filter function can optionally be applied to the input, see Figure 31.2 Tristated Output With Optional Pull-up or Pull-down on page 1072.




Figure 31.2. Tristated Output With Optional Pull-up or Pull-down

When MODEn is PUSHPULL or PUSHPULLALT, the pin operates in push-pull mode. In this mode, the pin can have alternate port control values and can be driven either high or low, dependent on the value of GPIO_Px_DOUT. The push-pull configuration is shown in Figure 31.3 Push-Pull Configuration on page 1072.




Figure 31.3. Push-Pull Configuration

When MODEn is WIREDOR or WIREDORPULLDOWN, the pin operates in open-source mode (with a pull-down resistor for WIREDORPULLDOWN). When driving a high value in open-source mode, the pull-down is disconnected to save power.

When the mode is prefixed with WIREDAND, the pin operates in open-drain mode as shown in Figure 31.4 Open-drain on page 1072. In open-drain mode, the pin can have an input filter, a pull-up, alternate port control values or any combination of these. When driving a low value in open-drain mode, the pull-up is disconnected to save power.




Figure 31.4. Open-drain

31.3.1.1 Over Voltage Tolerance

Over voltage capability is available for most pins. If available, it allows the pin to be used at the minimum of IOVDD + 2V and 5.5V (for 5V tolerant pads). The data sheet specifies which pins can be used as 5V tolerant pins. Default over voltage is enabled for each pin supporting that feature. Over voltage tolerance (OVT) can be disabled on a per pin basis. The over voltage tolerance feature applied to the selected pins is configured in the GPIO_Px_OVTDIS register. Disabling the over voltage tolerance for a pin will provide less distortion on that pin, which is useful when the pin is used as analog input.

Note: The VDAC (and OPAMPs) can drive outputs above IOVDD and therefore the involved pads typically require OVT to be be enabled.

31.3.1.2 Alternate Port Control

The Alternate Port Control allows for additional flexibilty of port level settings. A user may setup two different port configurations (normal and alternate modes) and select which is applied on a pin by pin bases. For example you may configure half of port A to use the low drive strength setting (normal mode) while the other half uses high drive strength (alternate mode).

Alternate port control is enabled when MODEn is set to any of the ALT enumerated modes (ie. PUSHPULLALT). When MODEn is an alternate mode, the pin uses the alternate port control values specified in the DINDISALT, SLEWRATEALT, and DRIVESTRENGTHALT fields in GPIO_Px_CTRL. In all other modes, the port control values are used from the DINDIS, SLEWRATE, and DRIVESTRENGTH fields in GPIO_Px_CTRL.

31.3.1.3 Drive Strength

The drive strength can be applied to pins on a port-by-port basis. The drive strength applied to pins configured using normal MODEn settings can be controlled using the DRIVESTRENGTH field in GPIO_Px_CTRL. The drive strength applied to pins configured using alternate MODEn settings can be controlled using the DRIVESTRENGTHALT field.

31.3.1.4 Slewrate

The slewrate can be applied to pins on a port-by-port basis. The slewrate applied to pins configured using normal MODEn settings can be controlled using the SLEWRATE fields in GPIO_Px_CTRL. The slewrate applied to pins configured using the alternate MODEn settings can be controlled using the SLEWRATEALT field.

31.3.1.5 Input Disable

The pin inputs can be disabled on a port-by-port basis. The input of pins configured using the normal MODEn settings can be disabled by setting DINDIS in GPIO_Px_CTRL. The input of pins configured using the alternate MODEn settings can be disabled by setting DINDISALT.

31.3.1.6 Configuration Lock

GPIO_Px_MODEL, GPIO_Px_MODEH, GPIO_Px_CTRL, GPIO_Px_PINLOCKN, GPIO_Px_OVTDIS, GPIO_EXTIPSELL, GPIO_EXTIPSELL, GPIO_EXTIPINSELL, GPIO_EXTIPINSELH, GPIO_INSENSE, GPIO_ROUTEPEN, and GPIO_ROUTELOC0 can be locked by writing any value other than 0xA534 to GPIO_LOCK. Writing the value 0xA534 to the GPIOx_LOCK register unlocks the configuration registers.

In addition to configuration lock, GPIO_Px_MODEL, GPIO_Px_MODEH, GPIO_Px_DOUT, GPIO_Px_DOUTTGL, and GPIO_Px_OVT-DIS can be locked individually for each pin by clearing the corresponding bit in GPIO_Px_PINLOCKN. When a bit in the GPIO_Px_PINLOCKN register is cleared, it will stay cleared until reset.

31.3.2 EM4 Wake-up

It is possible to trigger a wake-up from EM4 using any of the selectable EM4WU GPIO pins. The wake-up request can be triggered through the pins by enabling the corresponding bit in the GPIO_EM4WUEN register. When EM4 wake-up is enabled for the pin, the input filter is enabled during EM4. This is done to avoid false wake-up caused by glitches. In addition, the polarity of the EM4 wake-up request can be selected using the GPIO_EXTILEVEL register.




Figure 31.5. EM4 Wake-up Logic

The pins used for EM4 wake-up must be configured as inputs with glitch filters using the GPIO_Px_MODEL/GPIO_Px_MODEH register. If the input is disabled and the wakeup polarity is low, a false wakeup will occur when entering EM4. If the input is enabled, the glitch filtered is disabled, and the polarity is set low, a glitch will occur when going into EM4 that will cause an immediate wake-up. Before going down to EM4, it is important to clear the wake-up logic by setting the GPIO_IFC bit, which clears the wake-up logic, including the GPIO_IF register. It is possible to determine which pin caused the EM4WU by reading the GPIO_IF register. The mapping between EM4WU pins and the bit indexes in the GPIO_EM4WUEN, GPIO_EXTILEVEL, GPIO_IFC, GPIO_IFS, GPIO_IEN, and GPIO_IF registers is as follows:

Table 31.2. EM4WU Register Bit Index to EM4WU Pin Mapping

EM4WU Register Bit Indexes	EM4WU Pin	
16	GPIO_EM4WU0	
17	GPIO_EM4WU1	
18	GPIO_EM4WU2	
19	GPIO_EM4WU3	
31	GPIO_EM4WU15	

31.3.3 EM4 Retention

By default, GPIO pins revert back to their reset state when EM4 is entered. The GPIO pins can be configured to retain the settings for output enable, output value, pull enable, pull direction and over voltage tolerance while in EM4.

EM4 GPIO retention is controlled with the EM4IORETMODE field in the EMU_EM4CTRL register. Setting EM4IORETMODE to EM4EXIT will cause retention to persist while in EM4 and reset the GPIOs during wakeup. Setting EM4IORETMODE to SWUNLATCH will cause the retention to persist until the EM4UNLATCH bit is written by software. Note that when using SWUNLATCH, the GPIO register values are still reset on wakeup from EM4. In order to ensure that the GPIO state does not change, sofware must re-write the GPIO registers before setting EM4UNLATCH and ending EM4 GPIO retention. See the EMU chapter for additional documentation on its registers and the EM4UNLATCH bit.

31.3.4 Alternate Functions

Alternate functions are connections to pins from peripherals, i.e. Timers, USARTs, etc.. These peripherals contain route registers, where the pin connections are enabled. In addition, the route registers contain a location bit field that configures which pin an output of that peripheral will be connected to if enabled. After connecting a peripheral, the pin configuration stays as set in GPIO_Px_MODEL, GPIO_Px_MODEH and GPIO_Px_DOUT registers. For example, the pin configuration must be set to output enable in GPIO_Px_MODEL or GPIO_Px_MODEH for a peripheral to be able to use the pin as an output.

It is not recommended to select two or more peripherals as output on the same pin. The reader is referred to the pin map section of the device data sheet for more information on the possible locations of each alternate function.

31.3.4.1 Analog Connections

When using the GPIO pin for analog functionality, it is recommended to disable the over voltage tolerance by setting the corresponding pin in the GPIO_Px_OVTDIS register and setting the MODEn in GPIO_Px_MODEL or GPIO_Px_MODEH equal to DISABLE to disable the input sense, output driver and pull resistors.

31.3.4.2 Debug Connections

31.3.4.2.1 Serial Wire Debug Connection

The SW Debug Port is routed as an alternate function and the SWDIO and SWCLK pin connections are enabled by default with internal pull up and pull down resistors, respectively. It is possible to disable these pin connections (and disable the pull resistors) by setting the SWDIOTMSPEN and SWCLKTCKPEN bits in GPIO_ROUTEPEN to 0.

The Serial Wire Viewer pin, SWV, can be enabled by setting the SWVPEN bit in GPIO_ROUTEPEN. This bit can also be routed to alternate locations by configuring the SWVLOC bitfield in GPIO_ROUTELOCO.

31.3.4.2.2 JTAG Debug Connection

The JTAG Debug Port is routed as an alternate function and the TMS, TCK, TDO, and TDI pin connections are enabled by default with internal pull up, pull down, no pull, and pull up resistors, respectively. It is possible to disable these pin connections (and disable the pull resistors) by setting the SWDIOTMSPEN, SWCLKTCKPEN, TDOPEN, and TDIPEN bits in GPIO_ROUTEPEN to 0.

31.3.4.2.3 Disabling Debug Connections

When the debug pins are disabled, the device can no longer be accessed by a debugger. A reset will set the debug pins back to their enabled default state. The GPIO_ROUTEPEN register can only be updated when the debugger is disconnected from the system. Any attempts to modify GPIO_ROUTEPEN when the debugger is connected will not occur. If you do disable the debug pins, make sure you have at least a 3 second timeout at the start of your program code before you disable the debug pins. This way the debugger will have time to connect to the the device after a reset and before the pins are disabled.

31.3.5 Interrupt Generation

31.3.5.1 Edge Interrupt Generation

The GPIO can generate an interrupt from any edge of the input of any GPIO pin on the device. The edge interrupts have asynchronous sense capability, enabling wake-up from energy modes as low as EM3 Stop, see Figure 31.6 Pin N Interrupt Generation on page 1076.




Figure 31.6. Pin N Interrupt Generation

External pin interrupts can be represented in the form of EXTI[index], where index is the external interrupt number. For example, the EXTI7 interrupt has an index of 7. All pins within a group of four (0-3,4-7,8-11,12-15) from all ports are grouped together to trigger one interrupt. The group of pins available to trigger an interrupt is determined by the interrupt index and calculated as int(index/4). For example the first 4 interrupts (EXTI0 - EXTI3) are triggered by pins in the first group (Px[3:0]) and the second 4 interrupts (EXTI4-EXTI7) are triggered by pins in the second group (Px[7:4]).

The EXTIPSELn bits in GPIO_EXTIPSELL or GPIO_EXTIPSELH select which PORT in the group will trigger the interrupt. The EXTI-PINSELn bits in GPIO_EXTIPINSELL or GPIO_EXTIPINSELH will determine which pin inside the selected group will trigger the interrupt.

For example if EXTIPSEL11 = PORTB and EXTPINSEL11 = 0 then PB8 will be used for EXTI11. EXTI11 uses the third group (11/4 = 2) so the list of possible pins is Px[11:8]. The setting of EXTIPSEL11 further narrows the selection to PB[11:8]. Finally EXTPINSEL11 selects the first pin in that group which is PB8.

The GPIO_EXTIRISE[n] and GPIO_EXTIFALL[n] registers enable sensing of rising and falling edges. By setting the EXT[n] bit in GPIO_IEN, a high interrupt flag n, will trigger one of two interrupt lines. The even interrupt line is triggered by any enabled even numbered interrupt flag index, while the odd interrupt line is triggered by odd flag indexes. The interrupt flags can be set and cleared by software when writing the GPIO_IFS and GPIO_IFC registers. Since the external interrupts are asynchronous, they are sensitive to noise. To increase noise tolerance, the MODEL and MODEH fields in the GPIO_Px_MODEL and GPIO_Px_MODEH registers, respectively, should be set to include glitch filtering for pins that have external interrupts enabled.

31.3.5.2 Level Interrupt Generation

GPIO can generate a level interrupt using the input of any GPIO EM4 wake-up pins on the device. The interrupts have asynchronous sense capability, enabling wake-up from energy modes as low as EM4.

In order to enable the level interrupt, set the EM4WU field in the GPIO_IEN register and the EM4WUn field in the GPIO_EXTILEVEL register. Upon a level interrupt occuring, the corresponding EM4WU index in the GPIO_IF register will be set along with the odd or even interrupt line depending on the index inside of GPIO_IF. For example, by setting the EM4WU8 in GPIO_EXTILEVEL and EM4WU[8] in GPIO_IEN, the interrupt flag EM4WU[8] in GPIO_IF will be triggered by a high level on pin EM4WU8 and a interrupt request will be sent on IRQ_GPIO_EVEN.

The wake-up granulalrity of the level interrupts is based on the settings of the EM4WU field in the GPIO_IEN register and the EM4WUEN field in the GPIO_EM4WUEN register, see Table 31.3 Level Interrupt Energy Mode Wakeup on page 1077

Table 31.3. Level Interrupt Energy Mode Wakeup

GPIO_IEN	GPIO_EM4WUEN	Energy Mode Wakeup
0	0	No Interrupt
0	1	EM4H,EM4S
1	0	EM1,EM2,EM3,EM4H,EM4S
1	1	EM1,EM2,EM3,EM4H,EM4S

31.3.6 Output to PRS

All pins within a group of four(0-3,4-7,8-11,12-15) from all ports are grouped together to form one PRS producer which outputs to the PRS. The pin from which the output should be taken is selected in the same fashion as the edge interrupts.

PRS output is not affected by the interrupt edge detection logic or gated by the IEN bits. See Figure 31.6 Pin N Interrupt Generation on page 1076 for an illustration of where the PRS output signal is generated.

31.3.7 Synchronization

To avoid metastability in synchronous logic connected to the pins, all inputs are synchronized with double flip-flops. The flip-flops for the input data run on the HFBUSCLK. Consequently, when a pin changes state, the change will have propagated to GPIO_Px_DIN after two 2 HFBUSCLK cycles. Synchronization (also running on the HFBUSCLK) is also added for interrupt input. To save power when the external interrupts or level interrupts are not used, the synchronization flip-flops for these can be turned off by clearing INT or EM4WU,respectively, in GPIO_INSENSE register.

31.4 Register Map

The offset register address is relative to the registers base address.

Offset	Name	Туре	Description
0x000	GPIO_PA_CTRL	RW	Port Control Register
0x004	GPIO_PA_MODEL	RW	Port Pin Mode Low Register
0x008	GPIO_PA_MODEH	RW	Port Pin Mode High Register
0x00C	GPIO_PA_DOUT	RW	Port Data Out Register
0x018	GPIO_PA_DOUTTGL	W1	Port Data Out Toggle Register
0x01C	GPIO_PA_DIN	R	Port Data in Register
0x020	GPIO_PA_PINLOCKN	RW	Port Unlocked Pins Register
0x028	GPIO_PA_OVTDIS	RW	Over Voltage Disable for All Modes
	GPIO_Px_CTRL	RW	Port Control Register
	GPIO_Px_MODEL	RW	Port Pin Mode Low Register
	GPIO_Px_MODEH	RW	Port Pin Mode High Register
	GPIO_Px_DOUT	RW	Port Data Out Register
	GPIO_Px_DOUTTGL	W1	Port Data Out Toggle Register
	GPIO_Px_DIN	R	Port Data in Register
	GPIO_Px_PINLOCKN	RW	Port Unlocked Pins Register
	GPIO_Px_OVTDIS	RW	Over Voltage Disable for All Modes
0x210	GPIO_PL_CTRL	RW	Port Control Register
0x214	GPIO_PL_MODEL	RW	Port Pin Mode Low Register
0x218	GPIO_PL_MODEH	RW	Port Pin Mode High Register
0x21C	GPIO_PL_DOUT	RW	Port Data Out Register
0x228	GPIO_PL_DOUTTGL	W1	Port Data Out Toggle Register
0x22C	GPIO_PL_DIN	R	Port Data in Register
0x230	GPIO_PL_PINLOCKN	RW	Port Unlocked Pins Register
0x238	GPIO_PL_OVTDIS	RW	Over Voltage Disable for All Modes
0x400	GPIO_EXTIPSELL	RW	External Interrupt Port Select Low Register
0x404	GPIO_EXTIPSELH	RW	External Interrupt Port Select High Register
0x408	GPIO_EXTIPINSELL	RW	External Interrupt Pin Select Low Register
0x40C	GPIO_EXTIPINSELH	RW	External Interrupt Pin Select High Register
0x410	GPIO_EXTIRISE	RW	External Interrupt Rising Edge Trigger Register
0x414	GPIO_EXTIFALL	RW	External Interrupt Falling Edge Trigger Register
0x418	GPIO_EXTILEVEL	RW	External Interrupt Level Register
0x41C	GPIO_IF	R	Interrupt Flag Register
0x420	GPIO_IFS	W1	Interrupt Flag Set Register
0x424	GPIO_IFC	(R)W1	Interrupt Flag Clear Register
0x428	GPIO_IEN	RW	Interrupt Enable Register

Offset	Name	Туре	Description								
0x42C	GPIO_EM4WUEN	RW	EM4 Wake Up Enable Register								
0x440	GPIO_ROUTEPEN	RW	I/O Routing Pin Enable Register								
0x444	GPIO_ROUTELOC0	RW	I/O Routing Location Register								
0x450	GPIO_INSENSE	RW	Input Sense Register								
0x454	GPIO_LOCK	RWH	Configuration Lock Register								

31.5 Register Description

31.5.1 GPIO_Px_CTRL - Port Control Register

Offset		Bit Position																					
0x000	30 29	28	27	25	24	22 21 20	19	18 17	16	15	4 ₁	12	11	10	6	8	7	9	5	4	3	7 -	0
Reset		0				0x5			0			0							0x5				0
Access		¥ N				ZW W			RW W			₩ W						RW					Z.
Name		DINDISALT				SLEWRATEALT		DRIVESTRENGTHALT										SLEWRATE					DRIVESTRENGTH
Bit	Name Reset Access Description																						
31:29	Reserved				To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions																		
28	DINDISAL	Т		0	0 RW Alternate Data in Disable																		
	Data input	disa	isable for port pins using alternate modes.																				
27:23	Reserved				To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Conventions																		
22:20	SLEWRAT	EAL	_T	0x5	0x5 RW Alternate Slewrate Limit for Port																		
	Slewrate lii	mit f	or por	t pins ι	using a	Iternate mo	des	s. Higher	valu	es re	eprese	nt fas	ster	slev	rate	es.							
19:17	Reserved			To e		compatibili	ty w	ith future	e dev	vices,	, alway	's wr	ite b	its t	o 0.	Mor	e in	form	ation	in in	1.2 C	onve	n-
16	DRIVESTF ALT	REN	GTH-	0		RW		Alterna	te D	rive	Streng	gth f	or P	ort									
		igth	settin	g for po	or port pins using alternate drive strength.																		
	Value			Mod	Mode Description																		
	0			STF	RONG			10 mA drive current												_			
	1			WE	AK			1 mA dı	ive o	curre	nt												
15:13	Reserved			To e		compatibili	ty w	ith future	dev	vices,	, alway	's wr	ite b	its t	o 0.	Mor	e in	form	ation	in in	1.2 C	onve	n-
12	DINDIS			0		RW		Data in	Disa	able													
	Data input	disa	able fo	r port p	oins not	t using alte	rnat	te modes															
11:7	Reserved			To e		compatibili	ty w	ith future	dev	ices,	, alway	's wr	ite b	its t	o 0.	Mor	e in	form	ation	in	1.2 C	onve	n-
6:4	SLEWRAT	Ε		0x5		RW		Slewra	te Li	mit f	or Por	t											
	Slewrate lii	mit f	or por	t pins r	not usir	ng alternate	mc	odes. Hig	her	value	es repr	esen	t fas	ster	slew	/rate	s.						
3:1	Reserved To ensure compatibility with future devices, always write bits to 0. More information in 1.2 Convertions											n-											

Bit	Name	Reset	Access	Description
0	DRIVESTRENGTH	0	RW	Drive Strength for Port
	Drive strength setting	for port pins no	rnate modes.	
	Value	Mode		Description
	0	STRONG		10 mA drive current
	1	WEAK		1 mA drive current

31.5.2 GPIO_Px_MODEL - Port Pin Mode Low Register

Offset		Bit Position																														
0x004	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	ဝ	ω	7	9	5	4	က	2	_	0
Reset		2	2	•		2	OX O			ç	S S			2	OX O			2	Š			2	2			ć	S S			2	2	
Access		20	2			20	<u>}</u>			2	≩ Y			2	<u>}</u>			20	<u>}</u>			<u> </u>				Š	<u>}</u>			20	2	
Name		71001	NO D L			and COM	MODE				MODES				PIOON FI				MODES			MODE2] 				MODE				200	

Name	MOD	МОБ	МОБ		МОБ	MOD	МОБ	MOD					
Bit	Name	Reset	Access	Description	n								
31:28	MODE7	0x0	RW	Pin 7 Mode	Pin 7 Mode								
	Configure mod	e for pin 7.											
	Value	Mode		Description									
	0	DISABL			ed. Pullup if DO	UT is set.							
	1	INPUT			ed. Filter if DOU	T is set							
	2	INPUTP	PULL	Input enable	ed. DOUT deterr	mines pull direct	tion						
	3	INPUTP	PULLFILTER	Input enable	ed with filter. DO	UT determines	pull direction						
	4	PUSHP	ULL	Push-pull o	utput								
	5	PUSHP	ULLALT	Push-pull u	sing alternate co	ntrol							
	6	WIRED	OR	Wired-or ou	tput								
	7	WIRED	ORPULLDOWN	Wired-or ou	Wired-or output with pull-down								
	8 WIREDAND		Open-drain	output									
	9	WIREDA	ANDFILTER	Open-drain	output with filter	•							
	10	WIREDA	ANDPULLUP	Open-drain	output with pull	ıρ							
	11	WIRED, FILTER	ANDPULLUP-	Open-drain output with filter and pullup									
	12	WIRED	ANDALT	Open-drain output using alternate control									
	13	WIRED	ANDALTFILTER	R Open-drain	Open-drain output using alternate control with filter								
	14	WIRED/ UP	ANDALTPULL-	Open-drain	output using alte	ernate control w	ith pullup						
	15	WIRED/ LUPFIL	ANDALTPUL- TER	Open-drain	output using alte	ernate control w	ith filter and pull	up					
27:24	MODE6	0x0	RW	Pin 6 Mode)								
	Configure mod	e for pin 6.											
	Value	Mode		Description									
	0	DISABL	.ED	Input disabl	ed. Pullup if DO	UT is set.							
	1	INPUT		Input enabled. Filter if DOUT is set									
	2	INPUTP	PULL	Input enable	ed. DOUT deterr	mines pull direct	tion						
	3	INPUTE	PULLFILTER	Input enable	ed with filter. DO	UT determines	pull direction						

Bit	Name	Reset Access	Description
	4	PUSHPULL	Push-pull output
	5	PUSHPULLALT	Push-pull using alternate control
	6	WIREDOR	Wired-or output
	7	WIREDORPULLDOWN	Wired-or output with pull-down
	8	WIREDAND	Open-drain output
	9	WIREDANDFILTER	Open-drain output with filter
	10	WIREDANDPULLUP	Open-drain output with pullup
	11	WIREDANDPULLUP- FILTER	Open-drain output with filter and pullup
	12	WIREDANDALT	Open-drain output using alternate control
	13	WIREDANDALTFILTER	Open-drain output using alternate control with filter
	14	WIREDANDALTPULL- UP	Open-drain output using alternate control with pullup
	15	WIREDANDALTPUL- LUPFILTER	Open-drain output using alternate control with filter and pullup
3:20	MODE5	0x0 RW	Pin 5 Mode
	Configure mode for p	in 5.	
	Value	Mode	Description
	0	DISABLED	· ·
	1	INPUT	Input disabled. Pullup if DOUT is set. Input enabled. Filter if DOUT is set
	2	INPUTPULL	Input enabled. DOUT determines pull direction
	3	INPUTPULLFILTER	Input enabled with filter. DOUT determines pull direction
	4	PUSHPULL	Push-pull output
			Push-pull using alternate control
	5 	PUSHPULLALT WIREDOR	<u> </u>
	7	WIREDORPULLDOWN	Wired-or output Wired-or output with pull-down
	8	WIREDAND	Open-drain output
	9	WIREDANDFILTER	Open-drain output with filter
	10	WIREDANDPULLUP	Open-drain output with nullup
	11	WIREDANDPULLUP- FILTER	Open-drain output with filter and pullup
	12	WIREDANDALT	Open-drain output using alternate control
	13	WIREDANDALTFILTER	Open-drain output using alternate control with filter
	14	WIREDANDALTPULL- UP	Open-drain output using alternate control with pullup
	15	WIREDANDALTPUL- LUPFILTER	Open-drain output using alternate control with filter and pullup

Bit	Name	Reset	Access	Description					
19:16	MODE4	0x0	RW	Pin 4 Mode					
	Configure mode for pi	า 4.							
	Value	Mode		Description					
	0	DISABLED		Input disabled. Pullup if DOUT is set.					
	1	INPUT		Input enabled. Filter if DOUT is set					
	2	INPUTPULL		Input enabled. DOUT determines pull direction					
	3	INPUTPULLFI	LTER	Input enabled with filter. DOUT determines pull direction					
	4	PUSHPULL F		Push-pull output					
	5	PUSHPULLAL	.Т	Push-pull using alternate control					
	6	WIREDOR		Wired-or output					
	7	WIREDORPU	LLDOWN	Wired-or output with pull-down					
	8	WIREDAND		Open-drain output					
	9	WIREDANDFI	LTER	Open-drain output with filter					
	10	WIREDANDPL	JLLUP	Open-drain output with pullup					
	11	WIREDANDPULLUP- FILTER		Open-drain output with filter and pullup					
	12	WIREDANDAL	_T	Open-drain output using alternate control					
	13	WIREDANDALTFILTER		Open-drain output using alternate control with filter					
	14	WIREDANDALTPULL- UP		Open-drain output using alternate control with pullup					
	15	WIREDANDAL LUPFILTER	TPUL-	Open-drain output using alternate control with filter and pullup					
15:12	MODE3	0x0	RW	Pin 3 Mode					
	Configure mode for pin	า 3.							
	Value	Mode		Description					
	0	DISABLED		Input disabled. Pullup if DOUT is set.					
	1	INPUT		Input enabled. Filter if DOUT is set					
	2	INPUTPULL		Input enabled. DOUT determines pull direction					
	3	INPUTPULLFI	LTER	Input enabled with filter. DOUT determines pull direction					
	4	PUSHPULL		Push-pull output					
	5	PUSHPULLAL	.T	Push-pull using alternate control					
	6	WIREDOR		Wired-or output					
	7	WIREDORPU	LLDOWN	Wired-or output with pull-down					
	8	WIREDAND		Open-drain output					
	9	WIREDANDFI	LTER	Open-drain output with filter					
	10	WIREDANDPL	JLLUP	Open-drain output with pullup					
	11	WIREDANDPU FILTER	JLLUP-	Open-drain output with filter and pullup					

Bit	Name	Reset A	ccess	Description
	12	WIREDANDALT		Open-drain output using alternate control
	13	WIREDANDALTF	FILTER	Open-drain output using alternate control with filter
	14	WIREDANDALTF UP	PULL-	Open-drain output using alternate control with pullup
	15	WIREDANDALTF LUPFILTER	PUL-	Open-drain output using alternate control with filter and pullup
11:8	MODE2	0x0 R	:W	Pin 2 Mode
	Configure mode for pi	in 2.		
	Value	Mode		Description
	0	DISABLED		Input disabled. Pullup if DOUT is set.
	1	INPUT		Input enabled. Filter if DOUT is set
	2	INPUTPULL		Input enabled. DOUT determines pull direction
	3	INPUTPULLFILTE	ER	Input enabled with filter. DOUT determines pull direction
	4	PUSHPULL		Push-pull output
	5	PUSHPULLALT		Push-pull using alternate control
	6	WIREDOR		Wired-or output
	7	WIREDORPULL	DOWN	Wired-or output with pull-down
	8	WIREDAND		Open-drain output
	9	WIREDANDFILTE	ER	Open-drain output with filter
	10	WIREDANDPULL	LUP	Open-drain output with pullup
	11	WIREDANDPULL FILTER	LUP-	Open-drain output with filter and pullup
	12	WIREDANDALT		Open-drain output using alternate control
	13	WIREDANDALTF	ILTER	Open-drain output using alternate control with filter
	14	WIREDANDALTF UP	PULL-	Open-drain output using alternate control with pullup
	15	WIREDANDALTF LUPFILTER	PUL-	Open-drain output using alternate control with filter and pullup
7:4	MODE1	0x0 R'	:W	Pin 1 Mode
	Configure mode for pi	in 1.		
	Value	Mode		Description
	0	DISABLED		Input disabled. Pullup if DOUT is set.
	1	INPUT		Input enabled. Filter if DOUT is set
	2	INPUTPULL		Input enabled. DOUT determines pull direction
	3	INPUTPULLFILTE	ER	Input enabled with filter. DOUT determines pull direction
	4	PUSHPULL		Push-pull output
	5	PUSHPULLALT		Push-pull using alternate control
	6	WIREDOR		Wired-or output

3it	Name	Reset Access	Description							
	7	WIREDORPULLDOWN	Wired-or output with pull-down							
	8	WIREDAND	Open-drain output							
	9	WIREDANDFILTER	Open-drain output with filter							
	10	WIREDANDPULLUP	Open-drain output with pullup							
	11	WIREDANDPULLUP- FILTER	Open-drain output with filter and pullup							
	12	WIREDANDALT	Open-drain output using alternate control							
	13	WIREDANDALTFILTER	Open-drain output using alternate control with filter							
	14	WIREDANDALTPULL- UP	Open-drain output using alternate control with pullup							
	15	WIREDANDALTPUL- LUPFILTER	Open-drain output using alternate control with filter and pullup							
:0	MODE0	0x0 RW	Pin 0 Mode							
	Configure mode for pin 0.									
	Value	Mode	Description							
	0	DISABLED	Input disabled. Pullup if DOUT is set.							
	1	INPUT	Input enabled. Filter if DOUT is set							
	2	INPUTPULL	Input enabled. DOUT determines pull direction							
	3	INPUTPULLFILTER	Input enabled with filter. DOUT determines pull direction							
	4	PUSHPULL								
			Push-pull output							
	5	PUSHPULLALT	Push-pull using alternate control							
	6	WIREDOR	Wired-or output							
	7	WIREDORPULLDOWN	Wired-or output with pull-down							
	8	WIREDAND	Open-drain output							
	9	WIREDANDFILTER	Open-drain output with filter							
	10	WIREDANDPULLUP	Open-drain output with pullup							
	11	WIREDANDPULLUP- FILTER	Open-drain output with filter and pullup							
	12	WIREDANDALT	Open-drain output using alternate control							
	13	WIREDANDALTFILTER	Open-drain output using alternate control with filter							
	14	WIREDANDALTPULL- UP	Open-drain output using alternate control with pullup							
	15	WIREDANDALTPUL- LUPFILTER	Open-drain output using alternate control with filter and pullup							

31.5.3 GPIO_Px_MODEH - Port Pin Mode High Register

Offset		Bit Position						
0x008	30 30 29 28	27 26 25 24 23 23 23 20 20 20 20 20 20 20 20 20 20 20 20 20	91 18 17 19 19 19 19 19 19 19 19 19 19 19 19 19	11 0 8	7 6 4	8 7 - 0		
Reset	0×0	0×0	0×0	0×0	0x0	0x0		
Access	RW	RW W	RW RW	RW	RW W	RW		
Name	MODE15	MODE14	MODE12	MODE10	MODE9	MODE8		

Name	MOD	МОБ	MOM		МОБ	МОБ	МОБ	МОБ						
Bit	Name	Reset	Access	Description	Description									
31:28	MODE15	0x0	RW	Pin 15 Mod	Pin 15 Mode									
	Configure mode	for pin 15.												
	Value	Mode		Description	Description									
	0	DISABLI	ED	Input disabl	ed. Pullup if DO	UT is set.								
	1	INPUT	NPUT Ir		ed. Filter if DOU	T is set								
	2	INPUTP	NPUTPULL In		ed. DOUT deterr	mines pull direct	ion							
	3	INPUTP	NPUTPULLFILTER In		ed with filter. DO	UT determines	pull direction							
	4	PUSHPU	USHPULL Pu		utput									
	5	PUSHPU	JLLALT	Push-pull us	sing alternate co	ntrol								
	6	WIREDO	/IREDOR W		Wired-or output									
	7	WIREDO			tput with pull-do	wn								
	8	WIREDA			Open-drain output									
	9	WIREDA	ANDFILTER	Open-drain	output with filter									
	10	WIREDA	ANDPULLUP	Open-drain output with pullup										
	11	WIREDA FILTER	ANDPULLUP-	Open-drain output with filter and pullup										
	12	WIREDA	ANDALT	Open-drain output using alternate control										
	13	WIREDA	ANDALTFILTER	Open-drain output using alternate control with filter										
	14	WIRED <i>A</i> UP	ANDALTPULL-	Open-drain output using alternate control with pullup										
	15	WIRED <i>A</i> LUPFILT	ANDALTPUL- ER	Open-drain	output using alte	ernate control w	ith filter and pul	lup						
27:24	MODE14	0x0	RW	Pin 14 Mod	le									
	Configure mode	for pin 14.												
	Value	Mode		Description										
	0	DISABLI	ED	Input disabl	ed. Pullup if DO	UT is set.								
	1	INPUT		Input enabled. Filter if DOUT is set										
	2	INPUTP	ULL	Input enabled. DOUT determines pull direction										
	3 INPUTPULLFILTER In		Input enable	Input enabled with filter. DOUT determines pull direction										

Bit	Name	Reset Access	Description
	4	PUSHPULL	Push-pull output
	5	PUSHPULLALT	Push-pull using alternate control
	6	WIREDOR	Wired-or output
	7	WIREDORPULLDOWN	Wired-or output with pull-down
	8	WIREDAND	Open-drain output
	9	WIREDANDFILTER	Open-drain output with filter
	10	WIREDANDPULLUP	Open-drain output with pullup
	11	WIREDANDPULLUP- FILTER	Open-drain output with filter and pullup
	12	WIREDANDALT	Open-drain output using alternate control
	13	WIREDANDALTFILTER	Open-drain output using alternate control with filter
	14	WIREDANDALTPULL- UP	Open-drain output using alternate control with pullup
	15	WIREDANDALTPUL- LUPFILTER	Open-drain output using alternate control with filter and pullup
23:20	MODE13	0x0 RW	Pin 13 Mode
	Configure mode for pi	n 13.	
	Value	Mode	Description
	0	DISABLED	Input disabled. Pullup if DOUT is set.
	1	INPUT	Input enabled. Filter if DOUT is set
	2	INPUTPULL	Input enabled. DOUT determines pull direction
	3	INPUTPULLFILTER	Input enabled with filter. DOUT determines pull direction
	4	PUSHPULL	Push-pull output
	5	PUSHPULLALT	Push-pull using alternate control
	6	WIREDOR	Wired-or output
	7	WIREDORPULLDOWN	Wired-or output with pull-down
	8	WIREDAND	Open-drain output
	9	WIREDANDFILTER	Open-drain output with filter
	10	WIREDANDPULLUP	Open-drain output with pullup
	11	WIREDANDPULLUP- FILTER	Open-drain output with filter and pullup
	12	WIREDANDALT	Open-drain output using alternate control
	13	WIREDANDALTFILTER	Open-drain output using alternate control with filter
	14	WIREDANDALTPULL- UP	Open-drain output using alternate control with pullup
	15	WIREDANDALTPUL- LUPFILTER	Open-drain output using alternate control with filter and pullup
	-		

Bit	Name	Reset	Access	Description
19:16	MODE12	0x0	RW	Pin 12 Mode
	Configure mode for pi	n 12.		
	Value	Mode		Description
	0	DISABLED		Input disabled. Pullup if DOUT is set.
	1	INPUT		Input enabled. Filter if DOUT is set
	2	INPUTPULL		Input enabled. DOUT determines pull direction
	3	INPUTPULLFI	LTER	Input enabled with filter. DOUT determines pull direction
	4	PUSHPULL		Push-pull output
	5	PUSHPULLAL	.T	Push-pull using alternate control
	6	WIREDOR		Wired-or output
	7	WIREDORPU	LLDOWN	Wired-or output with pull-down
	8	WIREDAND		Open-drain output
	9	WIREDANDFI	LTER	Open-drain output with filter
	10	WIREDANDPL	JLLUP	Open-drain output with pullup
	11	WIREDANDPU FILTER	JLLUP-	Open-drain output with filter and pullup
	12	WIREDANDAL	_T	Open-drain output using alternate control
	13	WIREDANDALTFILTER		Open-drain output using alternate control with filter
	14	WIREDANDALTPULL- UP		Open-drain output using alternate control with pullup
	15	WIREDANDAL LUPFILTER	TPUL-	Open-drain output using alternate control with filter and pullup
15:12	MODE11	0x0	RW	Pin 11 Mode
	Configure mode for pi	n 11.		
	Value	Mode		Description
	0	DISABLED		Input disabled. Pullup if DOUT is set.
	1	INPUT		Input enabled. Filter if DOUT is set
	2	INPUTPULL		Input enabled. DOUT determines pull direction
	3	INPUTPULLFI	LTER	Input enabled with filter. DOUT determines pull direction
	4	PUSHPULL		Push-pull output
	5	PUSHPULLAL	.T	Push-pull using alternate control
	6	WIREDOR		Wired-or output
	7	WIREDORPU	LLDOWN	Wired-or output with pull-down
	8	WIREDAND		Open-drain output
	9	WIREDANDFI	LTER	Open-drain output with filter
	10	WIREDANDPL	JLLUP	Open-drain output with pullup
	11	WIREDANDPU FILTER	JLLUP-	Open-drain output with filter and pullup

Bit	Name	Reset	Access	Description
	12	WIREDANDAL	Τ	Open-drain output using alternate control
	13	WIREDANDAL	TFILTER	Open-drain output using alternate control with filter
	14	WIREDANDALT UP	TPULL-	Open-drain output using alternate control with pullup
	15	WIREDANDALT LUPFILTER	TPUL-	Open-drain output using alternate control with filter and pullup
11:8	MODE10	0x0	RW	Pin 10 Mode
	Configure mode for pi	in 10.		
	Value	Mode		Description
	0	DISABLED		Input disabled. Pullup if DOUT is set.
	1	INPUT		Input enabled. Filter if DOUT is set
	2	INPUTPULL		Input enabled. DOUT determines pull direction
	3	INPUTPULLFIL	TER	Input enabled with filter. DOUT determines pull direction
	4	PUSHPULL		Push-pull output
	5	PUSHPULLALT	Γ	Push-pull using alternate control
	6	WIREDOR		Wired-or output
	7	WIREDORPUL	LDOWN	Wired-or output with pull-down
	8	WIREDAND		Open-drain output
	9	WIREDANDFIL	TER	Open-drain output with filter
	10	WIREDANDPU	LLUP	Open-drain output with pullup
	11	WIREDANDPU FILTER	LLUP-	Open-drain output with filter and pullup
	12	WIREDANDAL	Т	Open-drain output using alternate control
	13	WIREDANDALT	TFILTER	Open-drain output using alternate control with filter
	14	WIREDANDALT UP	TPULL-	Open-drain output using alternate control with pullup
	15	WIREDANDALT LUPFILTER	TPUL-	Open-drain output using alternate control with filter and pullup
7:4	MODE9	0x0	RW	Pin 9 Mode
	Configure mode for pi	in 9.		
	Value	Mode		Description
	0	DISABLED		Input disabled. Pullup if DOUT is set.
	1	INPUT		Input enabled. Filter if DOUT is set
	2	INPUTPULL		Input enabled. DOUT determines pull direction
	3	INPUTPULLFIL	TER	Input enabled with filter. DOUT determines pull direction
	4	PUSHPULL		Push-pull output
	5	PUSHPULLALT	Γ	Push-pull using alternate control
	6	WIREDOR		Wired-or output

3it	Name	Reset Access	Description
	7	WIREDORPULLDOWN	Wired-or output with pull-down
	8	WIREDAND	Open-drain output
	9	WIREDANDFILTER	Open-drain output with filter
	10	WIREDANDPULLUP	Open-drain output with pullup
	11	WIREDANDPULLUP- FILTER	Open-drain output with filter and pullup
	12	WIREDANDALT	Open-drain output using alternate control
	13	WIREDANDALTFILTER	Open-drain output using alternate control with filter
	14	WIREDANDALTPULL- UP	Open-drain output using alternate control with pullup
	15	WIREDANDALTPUL- LUPFILTER	Open-drain output using alternate control with filter and pullup
:0	MODE8	0x0 RW	Pin 8 Mode
	Configure mode for p	in 8.	
	Value	Mode	Description
			· · · · · · · · · · · · · · · · · · ·
	1	DISABLED	Input disabled. Pullup if DOUT is set.
	2		Input enabled. Filter if DOUT is set
		INPUTPULL	Input enabled. DOUT determines pull direction
	3	INPUTPULLFILTER	Input enabled with filter. DOUT determines pull direction
	4	PUSHPULL	Push-pull output
	5	PUSHPULLALT	Push-pull using alternate control
	6	WIREDOR	Wired-or output
	7	WIREDORPULLDOWN	Wired-or output with pull-down
	8	WIREDAND	Open-drain output
	9	WIREDANDFILTER	Open-drain output with filter
	10	WIREDANDPULLUP	Open-drain output with pullup
	11	WIREDANDPULLUP- FILTER	Open-drain output with filter and pullup
	12	WIREDANDALT	Open-drain output using alternate control
	13	WIREDANDALTFILTER	Open-drain output using alternate control with filter
	14	WIREDANDALTPULL- UP	Open-drain output using alternate control with pullup
	15	WIREDANDALTPUL- LUPFILTER	Open-drain output using alternate control with filter and pullup

31.5.4 GPIO_Px_DOUT - Port Data Out Register

Offset															Bi	t Po	siti	on														
0x00C	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	2	4	က	2	_	0
Reset		•	•			•	•					•		•				•						0000	00000	•	•			'		•
Access																								<u> </u>	_							
Name																								TIC								

Bit	Name	Reset	Access	Description
31:16	Reserved	To ensure contions	npatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
15:0	DOUT	0x0000	RW	Data Out
	Data output on pin.			

31.5.5 GPIO_Px_DOUTTGL - Port Data Out Toggle Register

Offset															Bi	t Po	siti	on														
0x018	31	30	29	28	27	26	25	24	23	22	21	20	19	9	17	16	15	4	13	12	7	10	6	8	7	9	2	4	က	2	_	0
Reset		1	1		1			1	1	1	ı	ı	1	1	1	ı			1	•		ı	1		nannan	1	1	1	•			•
Access																								2	-							
Name																								È	DOOLIGE							

Bit	Name	Reset	Access	Description
31:16	Reserved	To ensure cor tions	npatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
15:0	DOUTTGL	0x0000	W1	Data Out Toggle
	Write bits to 1 to togg	le corresponding	g bits in GF	PIO_Px_DOUT. Bits written to 0 will have no effect.

31.5.6 GPIO_Px_DIN - Port Data in Register

Offset															Bi	t Po	siti	on														
0x01C	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	5	4	က	2	_	0
Reset		•		•	•	•	•	•		•				,					•					00000	00000		•	•		•	•	
Access																								۵	۷							
Name																								2								

Bit	Name	Reset	Access	Description
31:16	Reserved	To ensure co	ompatibility (with future devices, always write bits to 0. More information in 1.2 Conven-
15:0	DIN	0x0000	R	Data in
	Port data input.			

31.5.7 GPIO_Px_PINLOCKN - Port Unlocked Pins Register

Offset															Bi	t Po	siti	on														
0x020	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	5	4	က	7	_	0
Reset			•								•					•								L L	L							
Access																								Ž	<u>}</u>							
Name																									PINCON							

Bit	Name	Reset	Access	Description
31:16	Reserved	To ensure contions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
15:0	PINLOCKN	0xFFFF	RW	Unlocked Pins
	Shows unlocked pins	in the port. To lo	ock pin n, c	clear bit n. The pin is then locked until reset.

31.5.8 GPIO_Px_OVTDIS - Over Voltage Disable for All Modes

Offset															Bi	t Pc	siti	on														
0x028	31	30	59	28	27	56	25	24	23	22	21	20	19	18	17	16	15	14	13	12	7	10	6	∞	7	9	2	4	က	2	_	0
Reset																									nannan							
Access																								2	≩ Ƴ							
Name																								ţ	SICINO							

Bit	Name	Reset	Access	Description
31:16	Reserved	To ensure cortions	mpatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
15:0	OVTDIS	0x0000	RW	Disable Over Voltage Capability
	Disabling the Over Vo	oltage capability	will provide	e less distortion on analog inputs.

31.5.9 GPIO_EXTIPSELL - External Interrupt Port Select Low Register

Offset				Bit Po	sition			
0x400	30 30 29 28	27 26 25 24	22 22 21 20 20 20	19 19 16 16	5 4 6 5 4 5 5 6	11 0 8	7 6 4	e 2 t 0
Reset	0×0	0×0	0×0	0×0	0×0	0×0	0×0	0×0
Access	RW W	RW W	R.	RW	RW W	RW	RW	RW
Name	EXTIPSEL7	EXTIPSEL6	EXTIPSEL5	EXTIPSEL4	EXTIPSEL3	EXTIPSEL2	EXTIPSEL1	EXTIPSEL0

	<u> </u>	<u> </u>	<u> </u>	<u> </u>	û	ũ	Û	<u> </u>
Bit	Name	Reset	Access	Description	1			
31:28	EXTIPSEL7	0x0	RW	External Int	terrupt 7 Port S	Select		
	Select input po	rt for external inter	rupt 7.					
	Value	Mode		Description				
	0	PORTA		Port A group	selected for ex	ternal interrupt	7	
	1	PORTB		Port B group	selected for ex	ternal interrupt	7	
	2	PORTC		Port C group	selected for ex	kternal interrupt	7	
	3	PORTD		Port D group	selected for ex	kternal interrupt	7	
	5	PORTF		Port F group	selected for ex	ternal interrupt	7	
27:24	EXTIPSEL6	0x0	RW	External Int	terrupt 6 Port S	Select		
	Select input po	rt for external inter	rupt 6.					
	Value	Mode		Description				
	0	PORTA		Port A group	selected for ex	ternal interrupt	6	
	1	PORTB		Port B group	selected for ex	ternal interrupt	6	
	2	PORTC		Port C group	selected for ex	kternal interrupt	6	
	3	PORTD		Port D group	selected for ex	kternal interrupt	6	
	5	PORTF		Port F group	selected for ex	ternal interrupt	6	
23:20	EXTIPSEL5	0x0	RW	External Int	terrupt 5 Port S	Select		
	Select input po	ort for external inter	rupt 5.					
	Value	Mode		Description				
	0	PORTA		Port A group	selected for ex	ternal interrupt	5	
	1	PORTB		Port B group	selected for ex	ternal interrupt	5	
	2	PORTC		Port C group	selected for ex	cternal interrupt	5	
	3	PORTD		Port D group	selected for ex	kternal interrupt	5	
	5	PORTF		Port F group	selected for ex	ternal interrupt	5	
19:16	EXTIPSEL4	0x0	RW	External Int	terrupt 4 Port S	Select		
	Select input po	ort for external inter	rupt 4.					

Bit	Name	Reset	Access	Description
	Value	Mode		Description
	0	PORTA		Port A group selected for external interrupt 4
	1	PORTB		Port B group selected for external interrupt 4
	2	PORTC		Port C group selected for external interrupt 4
	3	PORTD		Port D group selected for external interrupt 4
	5	PORTF		Port F group selected for external interrupt 4
15:12	EXTIPSEL3	0x0	RW	External Interrupt 3 Port Select
	Select input port for e	external interrupt	3.	
	Value	Mode		Description
	0	PORTA		Port A group selected for external interrupt 3
	1	PORTB		Port B group selected for external interrupt 3
	2	PORTC		Port C group selected for external interrupt 3
	3	PORTD		Port D group selected for external interrupt 3
	5	PORTF		Port F group selected for external interrupt 3
11:8	EXTIPSEL2	0x0	RW	External Interrupt 2 Port Select
	Select input port for e	external interrupt	2.	
	Value	Mode		Description
	0	PORTA		Port A group selected for external interrupt 2
	1	PORTB		Port B group selected for external interrupt 2
	2	PORTC		Port C group selected for external interrupt 2
	3	PORTD		Port D group selected for external interrupt 2
	5	PORTF		Port F group selected for external interrupt 2
7:4	EXTIPSEL1	0x0	RW	External Interrupt 1 Port Select
	Select input port for e	external interrupt	: 1.	
	Value	Mode		Description
	0	PORTA		Port A group selected for external interrupt 1
	1	PORTB		Port B group selected for external interrupt 1
	2	PORTC		Port C group selected for external interrupt 1
	3	PORTD		Port D group selected for external interrupt 1
	5	PORTF		Port F group selected for external interrupt 1
3:0	EXTIPSEL0	0x0	RW	External Interrupt 0 Port Select
	Select input port for e	external interrupt	0.	
	Value	Mode		Description
	0	PORTA		Port A group selected for external interrupt 0
	1	PORTB		Port B group selected for external interrupt 0

Bit	Name	Reset	Access	Description
	2	PORTC		Port C group selected for external interrupt 0
	3	PORTD		Port D group selected for external interrupt 0
	5	PORTF		Port F group selected for external interrupt 0

31.5.10 GPIO_EXTIPSELH - External Interrupt Port Select High Register

Offset				Bit Po	sition			
0x404	30 30 29 28	27 26 25 24	23 22 23 20 20	19 19 19 19	5 4 5 2	11 0 8	7 6 7	6 2 - 0
Reset	0×0	0x0	0x0	0x0	0×0	0x0	0x0	0×0
Access	RW	RW W	RW W	RW W	RW	RW	RW	RW
Name	EXTIPSEL15	EXTIPSEL14	EXTIPSEL13	EXTIPSEL12	EXTIPSEL11	EXTIPSEL10	EXTIPSEL9	EXTIPSEL8

	m m	<u> </u>	ω	<u> </u>	Û	ш	<u> </u>	<u> </u>
Bit	Name	Reset	Access	Description	1			
31:28	EXTIPSEL15	0x0	RW	External Int	terrupt 15 Port	Select		
	Select input port f	or external interro	upt 15.					
	Value	Mode		Description				
	0	PORTA		Port A group	selected for ex	kternal interrup	it 15	
	1	PORTB		Port B group	selected for ex	kternal interrup	t 15	
	2	PORTC		Port C group	selected for ex	xternal interrup	ot 15	
	3	PORTD		Port D group	selected for ex	xternal interrup	ot 15	
	5	PORTF		Port F group	selected for ex	cternal interrup	t 15	
27:24	EXTIPSEL14	0x0	RW	External Int	terrupt 14 Port	Select		
	Select input port f	or external interr	upt 14.					
	Value	Mode		Description				
	0	PORTA		Port A group	selected for ex	kternal interrup	t 14	
	1	PORTB		Port B group	selected for ex	kternal interrup	t 14	
	2	PORTC		Port C group	selected for ex	xternal interrup	ot 14	
	3	PORTD		Port D group	selected for ex	xternal interrup	ot 14	
	5	PORTF		Port F group	selected for ex	kternal interrup	t 14	
23:20	EXTIPSEL13	0x0	RW	External Int	terrupt 13 Port	Select		
	Select input port f	or external interr	upt 13.					
	Value	Mode		Description				
	0	PORTA		Port A group	selected for ex	kternal interrup	it 13	
	1	PORTB		Port B group	selected for ex	kternal interrup	it 13	
	2	PORTC		Port C group	selected for ex	xternal interrup	ot 13	
	3	PORTD		Port D group	selected for ex	xternal interrup	ot 13	
	5	PORTF		Port F group	selected for ex	ternal interrup	t 13	
19:16	EXTIPSEL12	0x0	RW	External Int	terrupt 12 Port	Select		
	Select input port f	or external interr	upt 12.					

Bit	Name	Reset	Access	Description
	Value	Mode		Description
	0	PORTA		Port A group selected for external interrupt 12
	1	PORTB		Port B group selected for external interrupt 12
	2	PORTC		Port C group selected for external interrupt 12
	3	PORTD		Port D group selected for external interrupt 12
	5	PORTF		Port F group selected for external interrupt 12
15:12	EXTIPSEL11	0x0	RW	External Interrupt 11 Port Select
	Select input port for e	external interrupt	: 11.	
	Value	Mode		Description
	0	PORTA		Port A group selected for external interrupt 11
	1	PORTB		Port B group selected for external interrupt 11
	2	PORTC		Port C group selected for external interrupt 11
	3	PORTD		Port D group selected for external interrupt 11
	5	PORTF		Port F group selected for external interrupt 11
11:8	EXTIPSEL10	0x0	RW	External Interrupt 10 Port Select
	Select input port for e	external interrupt	10.	
	Value	Mode		Description
	0	PORTA		Port A group selected for external interrupt 10
	1	PORTB		Port B group selected for external interrupt 10
	2	PORTC		Port C group selected for external interrupt 10
	3	PORTD		Port D group selected for external interrupt 10
	5	PORTF		Port F group selected for external interrupt 10
7:4	EXTIPSEL9	0x0	RW	External Interrupt 9 Port Select
	Select input port for e	external interrupt	9.	
	Value	Mode		Description
	0	PORTA		Port A group selected for external interrupt 9
	1	PORTB		Port B group selected for external interrupt 9
	2	PORTC		Port C group selected for external interrupt 9
	3	PORTD		Port D group selected for external interrupt 9
	5	PORTF		Port F group selected for external interrupt 9
3:0	EXTIPSEL8	0x0	RW	External Interrupt 8 Port Select
	Select input port for e	external interrupt	8.	
	Value	Mode		Description
	0	PORTA		Port A group selected for external interrupt 8
	1	PORTB		Port B group selected for external interrupt 8

Bit	Name	Reset	Access	Description
	2	PORTC		Port C group selected for external interrupt 8
	3	PORTD		Port D group selected for external interrupt 8
	5	PORTF		Port F group selected for external interrupt 8

31.5.11 GPIO_EXTIPINSELL - External Interrupt Pin Select Low Register

Offset										Bit P	ositior	1										
0x408	31	30	29	27	25	23	21	20	19	17	15	4 6	12	7	10	တ ထ	7	9	5	4 c	2	- 0
Reset			0x3		0x2		2	<u> </u>		000			0x3			0x2			<u>×</u>			0×0
Access			RW		RW		Š	Ž		Z.			RW			RW			ZW W			RW
Name			EXTIPINSEL7		EXTIPINSEL6		A I I SINI I I	EVI ILINOEED		EXTIPINSEL4			EXTIPINSEL3			EXTIPINSEL2			EXTIPINSEL1			EXTIPINSELO
Bit	Na	ame			Reset		Ac	cess	Des	criptio	n											
31:30	Re	eserv	red		To ens	ure cc	mpati	bility	with fu	ture de	vices,	alwa	ys wri	ite bit	ts to	0. Mo	re in	form	nation	in 1	.2 Cor	nven-
29:28	Ε>	(TIPI	NSEL7		0x3		RW	/	Exte	ernal In	terrup	t 7 P	Pin Se	elect								
	Se	elect	the pin t	for exte	rnal inte	rrupt 7																
	Va	llue			Mode				Des	cription												
	0				PIN4				Pin 4	4												
	1				PIN5				Pin (5												
	2				PIN6				Pin 6													
	3				PIN7				Pin 7	7												
27:26	Re	eserv	red		To ens tions	ure co	mpati	bility	with fu	ture de	vices,	alwa	ys wri	ite bit	ts to	0. Mo	re in	form	nation	in 1	.2 Cor	nven-
27:26			ved NSEL6			ure co	mpati RW			ture de					ts to	0. Mo	re in	form	nation	in 1	.2 Cor	nven-
	EX	KTIPI	NSEL6		tions		RW								ts to	0. Mo	re in	form	nation	in 1	.2 Cor	nven-
	EX Se	KTIPI	NSEL6		0x2		RW		Exte		terrup				ts to	0. Mo	re in	form	nation	in 1	.2 Cor	nven-
	EX Se	(TIPI elect	NSEL6		0x2		RW		Exte	ernal In	terrup				ts to	0. Mo	re in	form	nation	in 1	.2 Cor	nven-
	Se Va	(TIPI elect	NSEL6		tions 0x2 rnal inter Mode		RW		Exte	ernal In	terrup				ts to	0. Mo	re in	form	nation	in 1	.2 Cor	nven-
	See Var 0 1 2	(TIPI elect	NSEL6		mode PIN4 PIN5 PIN6		RW		Desc Pin 4 Pin 8	ernal In cription 4 5	terrup				ts to	0. Mo	re in	form	nation	in 1	.2 Cor	nven-
	See Va 0	(TIPI elect	NSEL6		ox2 rnal inter Mode PIN4 PIN5		RW		Desc Pin 4	ernal In cription 4 5	terrup				ts to	0. Mo	re in	form	nation	in 1	.2 Cor	nven-
	EX See	(TIPI elect	NSEL6		mal intermediate Mode PIN4 PIN5 PIN6 PIN7	rrupt 6	RW	<i>y</i>	Desc Pin 4 Pin 9	ernal In cription 4 5	terrup	ot 6 P	Pin Se	elect								
25:24	EX See Var	(TIPI elect	NSEL6	for exte	mode PIN4 PIN5 PIN6 PIN7 To ens	rrupt 6	RW	bility	Desc Pin 4 Pin 9 Pin 9	ernal In	terrup	ot 6 P	Pin Se	elect								
25:24	Va 0 1 2 3	(TIPI	NSEL6 the pin f	for exte	mal intermediate mode pln4 pln5 pln6 pln7 pln6 pln7 pln6 pln7	ure co	RW 	bility	Desc Pin 4 Pin 9 Pin 9	cription 4 5 6 7 ture de	terrup	ot 6 P	Pin Se	elect								
25:24	EX See	(TIPI	NSEL6 the pin f	for exte	mode PIN4 PIN5 PIN6 PIN7 To enstions 0x1	ure co	RW 	bility	Desc Pin 4 Pin 9 Pin 5	cription 4 5 6 7 ture de	vices, terrup	ot 6 P	Pin Se	elect								
25:24	EX See	(TIPI	NSEL6 the pin f	for exte	mode PIN4 PIN5 PIN6 PIN7 To enstions 0x1 rnal inter	ure co	RW 	bility	Desc Pin 4 Pin 9 Pin 5	cription 4 5 6 7 ture decental in	vices, terrup	ot 6 P	Pin Se	elect								
25:24	See See Va	(TIPI	NSEL6 the pin f	for exte	mode PIN4 PIN5 PIN6 PIN7 To enstions 0x1 rnal inter Mode PIN4 PIN5	ure co	RW 	bility	Description of the control of the co	ernal In cription 4 5 6 7 ture de cription 4 5 5	vices, terrup	ot 6 P	Pin Se	elect								
25:24	E	(TIPI	NSEL6 the pin f	for exte	mode PIN4 PIN5 PIN6 PIN7 To enstions 0x1 rmal inter Mode PIN4	ure co	RW 	bility	Desc Pin 4 Pin 9 Pin 1 With ful Exte	cription 4 5 6 7 cription 4 cription 4 5 6	vices, terrup	ot 6 P	Pin Se	elect								

Bit	Name	Reset	Access	Description
19:18	Reserved	To ensure co tions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
17:16	EXTIPINSEL4	0x0	RW	External Interrupt 4 Pin Select
	Select the pin for e	external interrupt 4		
	Value	Mode		Description
	0	PIN4		Pin 4
	1	PIN5		Pin 5
	2	PIN6		Pin 6
	3	PIN7		Pin 7
15:14	Reserved	To ensure co	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
13:12	EXTIPINSEL3	0x3	RW	External Interrupt 3 Pin Select
	Select the pin for e	external interrupt 3	•	
	Value	Mode		Description
	0	PIN0		Pin 0
	1	PIN1		Pin 1
	2	PIN2		Pin 2
	3	PIN3		Pin 3
11:10	Reserved	To ensure co	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
9:8	EXTIPINSEL2	0x2	RW	External Interrupt 2 Pin Select
	Select the pin for e	external interrupt 2		
	Value	Mode		Description
	0	PIN0		Pin 0
	1	PIN1		Pin 1
	2	PIN2		Pin 2
	3	PIN3		Pin 3
7:6	Reserved	To ensure co	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
5:4	EXTIPINSEL1	0x1	RW	External Interrupt 1 Pin Select
	Select the pin for e	external interrupt 1		
	Value	Mode		Description
		DINIO		Pin 0
	0	PIN0		
	1	PIN0 PIN1		Pin 1
				Pin 1 Pin 2

Bit	Name	Reset	Access	Description
3:2	Reserved	To ensure c	ompatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
1:0	EXTIPINSEL0	0x0	RW	External Interrupt 0 Pin Select
	Select the pin for e	xternal interrupt	0.	
	Value	Mode		Description
	0	PIN0		Pin 0
	1	PIN1		Pin 1
	2	PIN2		Pin 2
	3	PIN3		Pin 3

31.5.12 GPIO_EXTIPINSELH - External Interrupt Pin Select High Register

Offset									Bit P	ositio	n							
0x40C	30	78 78 78	27	25	23	22	2 2	19	19 19	15	<u>4</u> ε	2 5	- 6	တ ထ	6 7	70 4	ъ Z	- 0
Reset		0x3		0x2			0x1		0x0	1	0x3		'	0x2		0x1		0x0
Access		SX.		AN N			W.		RW		§ S			S.		Z.		AN N
Name		EXTIPINSEL15		EXTIPINSEL14			EXTIPINSEL13		EXTIPINSEL12		EXTIPINSEL11			EXTIPINSEL10		EXTIPINSEL9		EXTIPINSEL8
		EXTI		EXT			EXTIF		EXTI		T X			EXTI		EXTIF		EXT
Bit	Name			Reset			Acces	s D	escriptio	n								
31:30	Reserv	red .		To ens tions	To ensure compatibility w			y with	future de	vices,	always	write	bits t	o 0. Mo	re infori	mation in	1.2 Co	nven-
29:28	EXTIP	INSEL1	5	0x3			RW	E	xternal Ir	terru	ot 15 Pi	ı Sel	lect					
	Select	the pin	for exter	nal inte	rupt	15.												
	Value			Mode				D	escription									
	0			PIN12				Р	in 12									
	1			PIN13					in 13									
	2			PIN14					in 14									
	3			PIN15				P	in 15									
27:26	Reserv	red		To ens tions	ure c	отр	atibilit	y with	future de	vices,	always	write	bits t	o 0. Mo	re infori	mation in	1.2 Co	nven-
25:24		INSEL1		0x2			RW	E	xternal Ir	terru	ot 14 Pi	n Sel	lect					
	Select	the pin t	for exter	nal inte	rupt	14.												
	Value			Mode					escription	l								
	0			PIN12					in 12									
	1			PIN13					in 13									
	3			PIN14 PIN15					in 14 in 15									
23:22	Reserv	⁄ed		lo ens tions	ure c	omp	atıbılıt	y with	future de	vices,	always	write	bits t	o 0. Mo	re intori	nation in	1.2 Co	nven-
21:20	EXTIP	INSEL1	3	0x1			RW	E	xternal Ir	terru	ot 13 Pi	ı Sel	lect					
	Select	the pin t	for exter	nal inte	rrupt	13.												
	Value			Mode				D	escription	l								
	0			PIN12				Р	in 12									
	1			PIN13					Pin 13									
	2			PIN14					in 14									
	3			PIN15				Р	in 15									

Bit	Name	Reset	Access	Description
19:18	Reserved	To ensure con tions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
17:16	EXTIPINSEL12	0x0	RW	External Interrupt 12 Pin Select
	Select the pin for e	xternal interrupt 12		
	Value	Mode		Description
	0	PIN12		Pin 12
	1	PIN13		Pin 13
	2	PIN14		Pin 14
	3	PIN15		Pin 15
15:14	Reserved	To ensure con	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
13:12	EXTIPINSEL11	0x3	RW	External Interrupt 11 Pin Select
	Select the pin for e	xternal interrupt 11		
	Value	Mode		Description
	0	PIN8		Pin 8
	1	PIN9		Pin 9
	2	PIN10		Pin 10
	3	PIN11		Pin 11
11:10	Reserved	To ensure contions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
9:8	EXTIPINSEL10	0x2	RW	External Interrupt 10 Pin Select
	Select the pin for e	xternal interrupt 10		
	Value	Mode		Description
	0	PIN8		Pin 8
	1	PIN9		Pin 9
	2	PIN10		Pin 10
	3	PIN11		Pin 11
7:6	Reserved	To ensure contions	npatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
5:4	EXTIPINSEL9	0x1	RW	External Interrupt 9 Pin Select
	Select the pin for e	xternal interrupt 9.		
	Value	Mode		Description
	0	PIN8		Pin 8
	1	PIN9		Pin 9
	0	DINIAO		Pin 10
	2	PIN10		PIII 10

Bit	Name	Reset	Access	Description
3:2	Reserved	To ensure o	compatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
1:0	EXTIPINSEL8	0x0	RW	External Interrupt 8 Pin Select
	Select the pin for e	external interrupt	8.	
	Value	Mode		Description
	0	PIN8		Pin 8
	1	PIN9		Pin 9
	2	PIN10		Pin 10
	3	PIN11		Pin 11

31.5.13 GPIO_EXTIRISE - External Interrupt Rising Edge Trigger Register

Offset															Bi	t Po	siti	on														
0x410	31	30	29	28	27	26	25	24	23	22	21	20	19	9	17	16	15	4	13	12	7	9	6	ω	7	9	5	4	က	2	_	0
Reset																						•			nnnxn				•			
Access																								2	≥ Y							
Name																								L C								

Bit	Name	Reset	Access	Description
31:16	Reserved	To ensure comp tions	oatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
15:0	EXTIRISE	0x0000	RW	External Interrupt N Rising Edge Trigger Enable
	Set bit n to enable to	riggering of external	l interrupt	t n on rising edge.
	Value	Description		
	EXTIRISE[n] = 0	Rising edge trig	ger disa-	_
	EXTIRISE[n] = 1	Rising edge trig	ger ena-	
				-

31.5.14 GPIO_EXTIFALL - External Interrupt Falling Edge Trigger Register

Offset															Bi	t Po	siti	on														
0x414	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	œ	7	9	5	4	က	2	_	0
Reset							•																	0	000000	·	•					
Access																								i	≷ Y							
Name																								- L F	EXIIFALL							
Bit	Na	me					Re	set			Ac	ces	s I	Des	crip	tion																
31:16	Re	serv	red				To tion		ure (com	patii	bility	v wit	h fu	ture	dev	ices	, alv	vays	s wr	ite b	its t	o 0.	Мо	re ir	nforr	natio	on in	1.2	Coi	nver	7-
15:0	EX	TIF	ALL				0x0	0000)		RW	/	ı	Exte	rna	Int	erru	ıpt l	N Fa	llin	g E	dge	Triç	ggei	r En	able	е					
	Se	t bit	n to	ena	able	trig	gerir	ng o	fext	erna	al int	erru	ıpt r	on	fallir	ng e	dge															
	Val	ue					De	scrip	otion	1																						_
	EX	TIFA	ALL[n] =	0		Fal abl	lling ed	edg	e tri	gge	r dis	;-																			
	EX	TIFA	ALL[n] =	1		Fal ble	lling d	edg	e tri	gge	r en	a-																			

31.5.15 GPIO_EXTILEVEL - External Interrupt Level Register

Offset															Bi	t Pc	siti	on														
0x418	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	5	4	က	2	_	0
Reset		•	•	0			0	0			•	0			0	0		•				•			•	•		•				
Access				₽W			₽	RW				RW			₽	RW																
Name				EM4WU12			EM4WU9	EM4WU8				EM4WU4			EM4WU1	EM4WU0																
Rit	Na	mρ					Do	sat			٨٥			Das	•	4!																

Bit	Name	Reset	Access	Description
31:29	Reserved	To ensure contions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
28	EM4WU12	0	RW	EM4 Wake Up Level for EM4WU12 Pin
27:26	Reserved	To ensure contions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
25	EM4WU9	0	RW	EM4 Wake Up Level for EM4WU9 Pin
24	EM4WU8	0	RW	EM4 Wake Up Level for EM4WU8 Pin
23:21	Reserved	To ensure contions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
20	EM4WU4	0	RW	EM4 Wake Up Level for EM4WU4 Pin
19:18	Reserved	To ensure contions	npatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
17	EM4WU1	0	RW	EM4 Wake Up Level for EM4WU1 Pin
16	EM4WU0	0	RW	EM4 Wake Up Level for EM4WU0 Pin
15:0	Reserved	To ensure contions	mpatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-

31.5.16 GPIO_IF - Interrupt Flag Register

Offset	Bit Pos	sition
0x41C	33 33 34 4 4 6 6 7 7 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	2 4 5 7 7 0 8 8 7 9 4 8 7 7 0
Reset	00000×0	0000x0
Access	α.	<u>«</u>
Name	EM4WU	EXT

Bit	Name	Reset A	Access	Description
31:16	EM4WU	0x0000 F	₹	EM4 Wake Up Pin Interrupt Flag
	EM4 wake up P	Pin Interrupt flag.		
	Value	Description		
	0	Interrupt flag clea	ared	
	1	Interrupt flag set		- -
15:0	EXT	0x0000 F	₹	External Pin Interrupt Flag
	Pin n external ir	nterrupt flag.		
	Value	Description		
	0	External interrup cleared	t flag	-
	1	External interrup set	t flag	

31.5.17 GPIO_IFS - Interrupt Flag Set Register

Offset															Bi	t Po	siti	on														
0x420	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	=	10	6	8	7	9	5	4	က	2	_	0
Reset			000000																	•					nnnnn		•					
Access								2	>															3	<u> </u>							
Name		EM4WU W1																					}	ΕΥΙ								

Bit	Name	Reset	Access	Description
31:16	EM4WU	0x0000	W1	Set EM4WU Interrupt Flag
	Write 1 to set the EM	4WU interrupt fla	ag	
15:0	EXT	0x0000	W1	Set EXT Interrupt Flag
	Write 1 to set the EX	「interrupt flag		

31.5.18 GPIO_IFC - Interrupt Flag Clear Register

Offset															Bi	t Pc	sitio	on														
0x424	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	ω	7	9	5	4	က	2	_	0
Reset		0000000																•		•				nannan		•			•	•	<u>. </u>	
Access			(R)W1 0x00																					7,7	ر الا)							
Name		EM4WU (R)																				<u>}</u>	- K									

Bit	Name	Reset	Access	Description
31:16	EM4WU	0x0000	(R)W1	Clear EM4WU Interrupt Flag
	Write 1 to clear the E (This feature must be	•	•	ing returns the value of the IF and clears the corresponding interrupt flags .
15:0	EXT	0x0000	(R)W1	Clear EXT Interrupt Flag
	Write 1 to clear the E feature must be enab		•	returns the value of the IF and clears the corresponding interrupt flags (This

31.5.19 GPIO_IEN - Interrupt Enable Register

Offset	Bit Pos	sition											
0x428	33 30 30 30 30 30 30 30 30 30 30 30 30 3	6 7											
Reset	0x0000 0x000 0x000 0x000 0x000 0x000 0x000 0x000 0x000 0x000 0x000 0x000 0x000 0x000 0x000 0x000 0x000 0x0 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x0 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x0 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x0 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x0 0												
Access	XX W	NA W											
Name	EM4WU	Ä											

Bit	Name	Reset	Access	Description
31:16	EM4WU	0x0000	RW	EM4WU Interrupt Enable
	Enable/disable the EN	M4WU interrupt		
15:0	EXT	0x0000	RW	EXT Interrupt Enable
	Enable/disable the EX	(T interrupt		

31.5.20 GPIO_EM4WUEN - EM4 Wake Up Enable Register

Offset															Bi	t Po	sitio	on														
0x42C	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	2	9	5	4	3	2	_	0
Reset								0000	0000																							
Access								<u> </u>																								
Name	EM4WUEN																															
		-																														
Bit	Na	me					Res				Ac	ces	s I	Des	crip	tion																
Bit 31:16			UEN	l			Res	set			Ac					tion ke l		Enal	ble													
	EM	l4W			ole E	EM4		et 000		ques	RW	/	E	EM4	Wa	ke l	Jp E			equ	est.											
	EM	I4W ite 1			ole E	EM4	0x0	et 000		ques	RW	/	I 0 to	E M4 disa	Wa	ke l	Jp E			equ	est.											
	EN Wr	I4W ite 1			ole E	EM4	0x0	et 000		ques	RW	/	ا 0 to 1	EM4 disa Desa	Waable	EM	Jp E 4 wa	ake														-
	EM Wr Val	I4W ite 1			ole E	EM4	0x0	et 000		ques	RW	/	0 to	disa Desa Disa	Waable cript	EM ion	Jp E 4 wa - wa	ake ike i	up r	n pir	1											-

31.5.21 GPIO_ROUTEPEN - I/O Routing Pin Enable Register

Offset															Bi	t Po	siti	on														
0x440	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	5	4	က	2	_	0
Reset			•		•		•								•									•		•	•	0	_	_	_	~
Access																												R W	₩ M	RW	Z.	A W
Name																												SWVPEN	TDIPEN	TDOPEN	SWDIOTMSPEN	SWCLKTCKPEN

Bit	Name	Reset	Access	Description
31:5	Reserved	To ensure cortions	mpatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
4	SWVPEN	0	RW	Serial Wire Viewer Output Pin Enable
	Enable Serial Wire Vi	ewer connection	n to pin.	
3	TDIPEN	1	RW	JTAG Test Debug Input Pin Enable
	Enable JTAG TDI cor	nnection to pin.		
2	TDOPEN	1	RW	JTAG Test Debug Output Pin Enable
	Enable JTAG TDO co	nnection to pin.		
1	SWDIOTMSPEN	1	RW	Serial Wire Data and JTAG Test Mode Select Pin Enable
	can no longer be acc make sure you have	essed by a debu at least a 3 seco	igger. A res	Select connection to pin. WARNING: When this pin is disabled, the device set will set the pin back to a default state as enabled. If you disable this pin, t at the start of you program code before you disable the pin. This way, the a reset before the pin is disabled.
0	SWCLKTCKPEN	1	RW	Serial Wire Clock and JTAG Test Clock Pin Enable
	accessed by a debug	ger. A reset will and timeout at the	set the pin ne start of y	to pin. WARNING: When this pin is disabled, the device can no longer be back to a default state as enabled. If you disable this pin, make sure you you program code before you disable the pin. This way, the debugger will the pin is disabled.

31.5.22 GPIO_ROUTELOC0 - I/O Routing Location Register

Offset	Bit Position	
0x444	33 34 36 37 38 38 39 39 39 39 39 39 39 39 39 39 39 39 39	υ 4 m α - 0
Reset		00×0
Access		RW
Name		SWVLOC

Bit	Name	Reset	Access	Description
31:6	Reserved	To ensure co	ompatibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
5:0	SWVLOC	0x00	RW	I/O Location
	Decides the locat	ion of the SWV pir	ns.	
	Value	Mode		Description
	0	LOC0		Location 0
	1	LOC1		Location 1
	2	LOC2		Location 2
	3	LOC3		Location 3

31.5.23 GPIO_INSENSE - Input Sense Register

Offset															Bi	t Pc	siti	on														
0x450	33	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	စ	∞	7	9	5	4	က	2	_	0
Reset						•		•											•	•						•		•	•	•	_	-
Access																															RW	RW
Name																															EM4WU	N

Bit	Name	Reset	Access	Description
31:2	Reserved	To ensure contions	npatibility v	vith future devices, always write bits to 0. More information in 1.2 Conven-
1	EM4WU	1	RW	EM4WU Interrupt Sense Enable
	Set this bit to enable i	nput sensing for	EM4WU i	nterrupts.
0	INT	1	RW	Interrupt Sense Enable
	Set this bit to enable i	nput sensing for	interrupts	

31.5.24 GPIO_LOCK - Configuration Lock Register

Offset															Bi	t Po	siti	on														
0x454	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	7	10	6	8	7	9	2	4	က	2	_	0
Reset					1		1		•									1	ı		•		'	0	nnnnxn			ı	•	•		
Access																								-	I } Y							
Name																								\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	LOCKNEY							


Bit	Name	Reset	Access	Description
31:16	Reserved	To ensure co	ompatibility	with future devices, always write bits to 0. More information in 1.2 Conven-
15:0	LOCKKEY	0x0000	RWH	Configuration Lock Key

Write any other value than the unlock code to lock MODEL, MODEH, CTRL, PINLOCKN, OVTDIS, EXTIPSELL,

Mode	Value	Description
Read Operation		
UNLOCKED	0	GPIO registers are unlocked
LOCKED	1	GPIO registers are locked
Write Operation		
LOCK	0	Lock GPIO registers
UNLOCK	0xA534	Unlock GPIO registers

32. APORT - Analog Port





Quick Facts

What?

The Analog Port (APORT) is a set of analog buses which are used to connect I/O pins to analog peripheral signals.

Why?

The APORT gives on-chip analog resources access to a large number of I/O pins, and provides the system designer with a high degree of routing flexibility.

How?

An analog peripheral requests a pad by simply configuring its input/output to use a channel on APORT. That selection becomes an APORT request where the APORT control switches the pad and the analog signal onto a common bus.

32.1 Introduction

APORT consists of wires, switches, and control logic needed to route signals between analog peripherals and I/O pins. On-chip clients can be either producers or consumers. Analog producers are active devices that drive current/voltage into an APORT, such as current or voltage DACs. Consumers are passive devices that monitor or react to the current/voltage routed to them via the APORT, such as ADCs or analog comparators (ACMP).

32.2 Features

- Pins are typically mapped to two different APORT buses
- Arbitration and conflict status provided to each APORT client

32.3 Functional Description




Figure 32.1. Analog Bus (ABUS)

An analog bus (ABUS) consists of analog switches connected to a common wire as shown in Figure 32.1 Analog Bus (ABUS) on page 1116. An APORT consists of multiple ABUSes. Since many clients can operate differentially, buses are grouped by pairs as X and Y. If a given client uses a single ABUS (e.g. single-ended ADC), X and Y are just labels to differentiate the two buses.

When operating differentially, most APORT clients require that one input be chosen from an X bus and the other from a Y bus. For example, the ACMP block will not allow both positive and negative inputs to be chosen from X buses.

32.3.1 I/O Pin Considerations

For external analog signals routed through the APORT, the maximum supported analog I/O voltage will typically be limited to the $MIN(V_{ANALOGSUPPLY}, IOVDD)$ (where $V_{ANALOGSUPPLY}$ is the supply pin powering the analog module). Practically, this means that if IOVDD=1.8 V, the maximum supported analog IO voltage on APORT-routed signals will be limited to 1.8 V, regardless of the analog module supply voltage.

32.3.2 APORT ABUS Naming




Figure 32.2. Conceptual APORT Structure

APORT ABUSes are prefixed with "BUS" and are grouped in pairs. Each pair is uniquely identified using a letter prefix ("A", "B", "C", etc.) followed by either a "X" or "Y" to identify the ABUS in the pair. For example, "BUSDX" decodes as: "BUS"=ABUS, "D"=pair, "X"=bus. Figure 32.2 Conceptual APORT Structure on page 1117 illustrates this organization.

APORT clients are generally described once in this reference manual regardless of its number of instances. For example, the ACMP client is described once, but the device could contain multiple instances of the ACMP. Because of this, for APORT client descriptions in this reference manual, the ABUS connections are generalized with the prefix "APORT" followed by a number (instead of the "BUS"

followed by a letter). It is possible that different instances of an APORT client connect to different ABUSes. For example, ACMPO APORT1X might connect to the ABUS BUSAX while ACMP1 APORT1X might connect to ABUS BUSCX. Refer to the APORT Client Map in the device data sheet to map the generalized APORT client bus name to an actual device ABUS. A given ABUS has multiple switches which need to be identified. The switches on a bus are specified with the ABUS connection ID followed by a channel ID. For example, channel switch 7 on a given APORT client might be given as APORT1XCH7. Not all APORT channels map to actual GPIO. Refer to the APORT Client Maps in the device data sheet for APORT to GPIO mapping.




Figure 32.3. Detailed APORT Structure

Figure 32.3 Detailed APORT Structure on page 1118 shows all the possible routes between different peripherals and different pins via APORT BUS for the largest package of the EFR32 device family. Note that, in the figure, the BUSxX and BUSxY are annotated as xX and xY, where x=A,B,C,D and the APORTnX and APORTnY are annotated as nX and nY, where n=1,2,3,4.

For example, the IDAC APORT output 1X can be routed to pin PB14 through BUSCX. The configuration required for this routing is as follows:

- Set IDAC_CTRL_APORTOUTSEL = APORT1XCH30. This selects the IDAC APORT output 1X and pin PB14.
- Set IDAC_CTRL_APORTOUTEN = 1 and IDAC_CTRL_APORTOUTENPRS = 0. This enables the IDAC to ungate it's output to BUSCX.

Another example, when ADC is configured to operate in single channel mode for differential inputs (see 26.3.3.1 Single Channel Mode for how to configure ADC in single channel mode), the positive ADC APORT input 2X and the negative ADC APORT input 2Y can be routed to pin PC9 and PC10 via BUSBX and BUSBY respectively with the following configuration:

- Set ADCn_SINGLECTRL_POSSEL = APORT2XCH9. This selects the pin PC9 for the positive input to the ADC.
- Set ADCn_SINGLECTRL_NEGSEL = APORT2YCH10. This selects the pin PC10 for the negative input to the ADC.

For smaller packages, not all GPIO pins are available. See the pinout sections of the device data sheet for pin availability on a specific device.

32.3.3 Managing ABUSes

The ABUSes of an APORT are shared resources. The user needs to be mindful of this in assigning I/O for different clients throughout the chip, as it is possible to have conflicts for a given ABUS. Each ABUS has an arbiter responsible for limiting the control over the ABUS to one and only one client. If multiple clients attempt to control an ABUS, the arbiter allows no client control over the ABUS and asserts a conflict signal to the clients. The user has the ability to check for such a conflict in each client's status, as well as generate an interrupt.

Having only one client control an ABUS is not the same as having only one user of an ABUS. It is possible for multiple clients to access a single ABUS, but requires all but one client to relinquish control of the ABUS. To do this, some clients have bits to disable bus mastership which are 0 by default. One example is the APORTXMASTERDIS bit in the ACMPn_CTRL. When set to 1, the client will not assert control of the APORT X BUS switches, but may still connect to an APORT X BUS that is controlled by another client.

For example, if an IDAC, ADC, and ACMP all want to use the same pin on a particular ABUS the user might set the bus master disable bit to 1 for the IDAC and ACMP. The ADC is the sole master of the switch configuration on that ABUS, so switches are configured using the configuration set in the ADC. When IDAC or ACMP channels are chosen on that same bus, the actual pin connection is dictated by the ADC settings for that bus.




Figure 32.4. APORT Example 1

Figure 32.4 APORT Example 1 on page 1120 illustrates the sharing of APORT. For illustration purposes, each ABUS is identified by a numeric index (instead of BUSAX, BUSAY, BUSBX, etc.). Also, the requests from all the APORT clients are packed into a bit-vector named APORT_REQ to illustrate the request from the APORT Clients (instead of by name such as APORT1XREQ, APORT1YREQ, APORT2XREQ, etc.). In Figure 32.4 APORT Example 1 on page 1120, ABUS and client are the same color if the client has been granted the ABUS.

In Figure 32.4 APORT Example 1 on page 1120 ADC0 has requested ABUS[3:0], ACMP1 has requested ABUS[5:4], ACMP0 has requested ABUS[7], and ABUS[6] is unused. No APORT Client has requested the same ABUS as another, so there is no conflict.




Figure 32.5. APORT Example 2: Bus Conflict

In Figure 32.5 APORT Example 2: Bus Conflict on page 1121 is a similar example to Figure 32.4 APORT Example 1 on page 1120, but now both ACMP0 and ACMP1 are requesting ABUS[4]. This is a configuration error, so APORT grants neither client ABUS[4]. The user must resolve the conflict before ABUS[4] is useable.




Figure 32.6. APORT Example 3: Sharing an ABUS

Figure 32.6 APORT Example 3: Sharing an ABUS on page 1121 illustrates ABUS sharing. Both ACMPs are configured identically, except ACMP0 has its APORTXMASTERDIS bit-field set to 1. There is only one APORT master for ABUS[5:4] in this case, so there is no conflict.

33. Revision History

Revision 1.2

September, 2018

- · Removed TRNG and associated details throughout document.
- · Corrections to Note formatting throughout document.
- Changed references from "EM01" to EM0/EM1 and from "EM23" to "EM2/EM3" throughout document.

Revision 1.1

March, 2018

- · Removed PLFRCO and associated details throughout document.
- 9.3.3 Power-On Reset (POR): Clarification of Power-On Reset supply connection (AVDD) and threshold (1.2V).
- Added information about analog peripheral power connections and VDDX ANA supply rail throughout document.
- · Added information about IOVDD and AVDD restrictions on analog input signals throughout document.
- 10.3.9.1 EM0/EM1 Voltage Scaling: Clarification of reset effects on voltage scaling operations in progress.
- 10.3.12 Voltage Monitor (VMON): Added note about VMON hystereis and riding/falling thresholds.
- 11.3.2.4 HFXO Configuration: Clarified steady state timeout and state transition to ready.
- 11.3.2.5 LFXO Configuration: Added recommendations for GAIN setting.
- 15.3.1.3 Configurable PRS Logic: Clarified ANDNEXT and ORPREV behavior for first and last PRS channels.
- 15.3.2 Producers: Added more detail about GPIO producer source.
- 15.3.5 DMA Request on PRS: Fixed incorrect bit / register names and clarified signals for DMA are PRSRQE0 and PRSREQ1.
- 26.3.17 ADC Programming Model: Added note about changing to ASYNC clock mode with KEEPADCWARM.

Revision 1.0

October, 2017

· Remove "Confidential" watermark.

Revision 0.1

September 17th, 2017

Initial release.

Appendix 1. Abbreviations


This section lists abbreviations used in this document.

Table 1.1. Abbreviations

Abbreviation	Description
ADC	Analog to Digital Converter
AES	Advanced Encryption Standard
AFC	Automatic Frequency Control
AGC	Automatic Gain Control
AHB	AMBA Advanced High-performance Bus. AMBA is short for "Advanced Microcontroller Bus Architecture".
APB	AMBA Advanced Peripheral Bus. AMBA is short for "Advanced Microcontroller Bus Architecture".
APC	Automatic Power Control
ASK	Amplitude Shift Keying
BLE	Bluetooth Low Energy
BLE-LR	Bluetooth Low Energy Long Range
BR	Baud Rate
ВТ	Bandwidth Time product
BUFC	Buffer Controller
BW	Bandwidth
CBC	Cipher Block Chaining (AES mode of operation)
CBC-MAC	Cipher Block Chaining - Message Authentication Code (AES mode of operation)
CC	Compare / Capture
CCA	Clear Channel Assessment
CFB	Cipher Feedback (AES mode of operation)
CHF	Channel Filter
CLK	Clock
CM3	ARM Cortex-M3
CM4	ARM Cortex-M4
CMD	Command
CMU	Clock Management Unit
CRC	Cyclic Redundancy Check
CTR	Counter mode (AES mode of operation)
CTRL	Control
DBG	Debug
DC	Direct Current
DEC	Decimator
DEMOD	Demodulator

Abbreviation	Description
DSA	Detection of Signal Arrival
DSSS	Direct Sequence Spread Spectrum
ECB	Electronic Code Book (AES mode of operation)
EFR32	Wireless Gecko
EM	Energy Mode
EMU	Energy Management Unit
FEC	Forward Error Correction
FIR	Finite Impulse Response
FRC	Frame Controller
FSK	Frequency Shift Keying
GFSK	Gaussian Frequency Shift Keying
GMSK	Gaussian Minimum Shift Keying
GPIO	General Purpose Input / Output
HFRCO	High Frequency RC Oscillator
HFXO	High Frequency Crystal Oscillator
HW	Hardware
Hz	Hertz
IF	Intermediate Frequency
ISR	Interrupt Service Routine
LFRCO	Low Frequency RC Oscillator
LFXO	Low Frequency Crystal Oscillator
LNA	Low Noise Amplifier
LO	Local Oscillator
MOD	Modulator
MODEM	Modulator and Demodulator
MSK	Minimum Shift Keying
NRZ	Non Return to Zero
NVIC	Nested Vector Interrupt Controller
OFB	Output Feedback Mode (AES mode of operation)
OOK	On Off Keying
OQPSK	Offset Quadrature Phase Shift Keying
OSR	Over-Sampling Ratio
PA	Power Amplifier
PD	Power Down
PHY	Physical Layer
PROTIMER	Protocol Timer
PRS	Peripheral Reflex System

Abbreviation	Description
PWM	Pulse Width Modulation
RAC	Radio Controller
RAM	Random Access Memory
RF	Radio Frequency
RMU	Reset Management Unit
RSM	Radio State Machine
RSSI	Received Signal Strength Indicator
RTC	Real Time Counter
RX	Receive
SEQ	Radio Sequencer
SPI	Serial Peripheral Interface
SRC	Sample Rate Converter
STIMER	Sequencer Timer
SW	Software
SYNTH	Synthesizer
TX	Transmit
WOR	Wake On Radio
XTAL	Crystal





loT Portfolio www.silabs.com/loT



SW/HW www.silabs.com/simplicity



Quality www.silabs.com/quality



Support and Community community.silabs.com

Disclaimer

Silicon Labs intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Labs products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Labs reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Labs shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products are not designed or authorized to be used within any Life Support System without the specific written consent of Silicon Labs. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Labs products are not designed or authorized for military applications. Silicon Labs products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.

Trademark Information

Silicon Laboratories Inc.®, Silicon Laboratories®, Silicon Labss®, Bluegiga®, Bluegiga®, Bluegiga®, Clockbuilder®, CMEMS®, DSPLL®, EFM®, EFM32®, EFR, Ember®, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZRadio®, EZRadio®, Gecko®, ISOmodem®, Micrium, Precision32®, ProSLIC®, Simplicity Studio®, SiPHY®, Telegesis, the Telegesis Logo®, USBXpress®, Zentri, Z-Wave, and others are trademarks or registered trademarks of Silicon Labs. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.



Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701 USA