

```
Maxim > Design Support > Technical Documents > Reference Designs > Automatic Test Equipment (ATE) > APP 3490

Maxim > Design Support > Technical Documents > Reference Designs > General Engineering Topics > APP 3490

Maxim > Design Support > Technical Documents > Reference Designs > Measurement Circuits > APP 3490
```

Keywords: PMU, parametric measurement unit, ATE, instrumentation, noise, comparator, force, sense, coper cold plate, thermal management

REFERENCE DESIGN 3490 INCLUDES: √Tested Circuit √Schematic √Description √Layout

Parametric Measurement Unit (PMU) Layout Guidelines

Mar 25, 2005

Abstract: This application note discusses ways to help system designers apply proper layout techniques and signal routing. The layout and component descriptions will minimize noise pick-up and manage the thermal dissipation in applications using PMUs.


Introduction

As with all precision electronic circuits, the proper choice of supporting components and layout will ensure the best performance possible. This application note will describe the circuit, compensation, layout, and thermal management requirements of the MAX9949/MAX9950 PMU.

Device Description

The MAX9949/MAX9950 are dual PMUs intended for ATE and other instrumentation. Their small size, wide force and measure range, and high accuracy make the MAX9949/MAX9950 ideal for testers that require a PMU per pin or per site. The MAX9949/MAX9950 have a built-in external buffer-drive feature that can be used to expand the voltage and current range of the PMU, depending on the user's application.

Typical Circuit




For Larger Image

Suggested Circuit Layout

Use a multilayer PCB with separate power and ground planes. Use 1oz copper for the power and ground. The power plane may be shared for the V_{CC} , V_{EE} and V_{L} levels, if board layers are at a premium. Note: AGND should be kept quiet as it is the ground for the internal references. Digital currents should not flow through the AGND power plane near the analog inputs. The best solution is to have a split ground plane for AGND and DGND. With careful board layout, however, the grounds may be shared.

Place the main amplifier-compensation capacitor, C_{CM}, close to the PMU to minimize parasitics. (Refer to block diagram in the MAX9949/50 data sheet.)



Sensitive Inputs

As the PMU is capable of measuring very small currents, it has a high sensitivity to noise. The RxCOM, RxA, RxB, RxC, RxD, and RxE inputs should be isolated from noisy current-carrying nodes, e.g., digital switching nodes. The same is true of the RxDx and RxAx current-sense input nodes.

Noisy Signals

The DUTHx and DUTLx comparator outputs are capable of generating large dV/dT's, and these outputs should be isolated from the sensitive inputs of the PMU.

The digital inputs should also be isolated from the sensitive inputs of the PMU.

When using the built-in comparator (especially with a shared ground plane) as a 1-bit A/D or in application where the comparator levels are very close to the analog inputs, increase the comparator pull-up resistors to 10K and place a 1nF capacitor in parallel with them. Please note that this change will significantly increase the comparator rise times. As the comparators are active-low outputs, however, this tradeoff may be acceptable as it does not impact the rapid detection of an overcurrent condition.

Compensation

Power Supplies

Power-supply connections should be bypassed with good high-frequency capacitors positioned close to the PMU pins. In most cases 0.1µF ceramic capacitors should be used. The MAX9949/MAX9950 can supply currents as high as 25mA into a load. Applications with low impedance loads or capacitive loads demand large currents from the power supplies. Shared 1µF bypass capacitors per every four to six PMUs will improve the dynamic performance in these applications.

Main Amplifier

The main amplifier in the PMU is designed to be stable with loads up to 2500pF when compensated with a 120pF capacitor. Faster rise times are possible with smaller main-amplifier compensation at the cost of longer settling times.

Thermal Management

The MAX9949/MAX9950 are housed in a 64-TQFP thermally enhanced package. The user can choose between two package options, exposed pad on top -EPR or bottom -EP.

In applications where the heat is conducted to the bottom of the package, the thermal attach pad on the board should be made on the top trace layer. Note: the exposed pad is electrically connected to the most negative supply of the chip (VEE). This pad must either be connected to VEE or floated—DO NOT TIE THE EXPOSED PAD TO ANY OTHER ELECTRICAL POINT. The attach-pad width and length dimensions are to be no more than 1mm greater than the corresponding width and length dimensions of the thermal attachment structure. (Consult EIA/JEDEC standard JESD51-5 & JESD51-7 for further details.)

In applications where the heat is conducted to the top of the package, active cooling is recommended. Contact the top of the package with either a forced liquid-cooled silicone bladder or a water-/liquid-cooled cold plate. Again, the exposed pad is electrically connected to V_{EE} .

Conclusions

Proper choice of support components and layout will allow the user to deliver the most accurate and efficient performance from the PMU for their end application.

Related Parts	
MAX9949	Dual Per-Pin Parametric Measurement Units
MAX9950	Dual Per-Pin Parametric Measurement Units

More Information

For Technical Support: http://www.maximintegrated.com/support

For Samples: http://www.maximintegrated.com/samples

Other Questions and Comments: http://www.maximintegrated.com/contact

Application Note 3490: http://www.maximintegrated.com/an3490

REFERENCE DESIGN 3490, AN3490, AN 3490, APP3490, Appnote 3490, Appnote 3490

Copyright © by Maxim Integrated Products

Additional Legal Notices: http://www.maximintegrated.com/legal