
$\begin{array}{c} \text{SN74S225} \\ \text{16} \times \text{5 ASYNCHRONOUS FIRST-IN, FIRST-OUT MEMORY} \\ \text{WITH 3-STATE OUTPUTS} \end{array}$

SDLS207B - SEPTEMBER 1976 - REVISED APRIL 1998

- Independent Asychronous Inputs and Outputs
- 16 Words by 5 Bits
- DC to 10-MHz Data Rate
- 3-State Outputs
- Packaged in Standard Plastic 300-mil DIPs

description

This 80-bit active-element memory is a monolithic Schottky-clamped transistor-transistor logic (STTL) array organized as 16 words by 5 bits. A memory system using the SN74S225 easily can be expanded in multiples of 48 words or of 10 bits as shown in Figure 3. The 3-state outputs controlled by a single output-enable $(\overline{\text{OE}})$ input make bus connection and multiplexing easy.



A first-in, first-out (FIFO) memory is a storage device that allows data to be written into and read from its array at independent data rates. This FIFO is designed to process data at rates from dc to 10 MHz in a bit-parallel format, word by word.

Reading or writing is done independently, utilizing separate asynchronous data clocks. Data can be written into the array on the low-to-high transition of either load-clock (CLKA, CLKB) input. Data can be read out of the array on the low-to-high transition of the unload-clock (UNCK IN) input (normally high). Writing data into the FIFO can be accomplished in one of two ways:

- In applications not requiring a gated clock control, best results are achieved by applying the clock input to one of the clocks while tying the other clock input high.
- In applications needing a gated clock, the load clock (gate control) must be high for the FIFO to load on the next clock pulse.

CLKA and CLKB can be used interchangeably for either clock gate control or clock input.

Status of the SN74S225 is provided by three outputs. The input-ready (IR) output monitors the status of the last word location and signifies when the memory is full. This output is high whenever the memory is available to accept any data. The unload-clock (UNCK OUT) output also monitors the last word location. This output generates a low-logic-level pulse (synchronized to the internal clock pulse) when the location is vacant. The third status output, output ready (OR), is high when the first word location contains valid data and UNCK IN is high. When UNCK IN goes low, OR will go low and stay low until new valid data is in the first word position. The first word location is defined as the location from which data is provided to the outputs.

The data outputs are noninverted with respect to the data inputs and are 3-state, with a common control input (OE). When OE is low, the data outputs are enabled to function as totem-pole outputs. A high logic level forces each data output to a high-impedance state while all other inputs and outputs remain active. The clear (CLR) input invalidates all data stored in the memory array by clearing the control logic and setting OR to a low logic level on the high-to-low transition of a low-active pulse.

The SN74S225 is characterized for operation from 0°C to 70°C.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SN74S225 16×5 ASYNCHRONOUS FIRST-IN, FIRST-OUT MEMORY WITH 3-STATE OUTPUTS

SDLS207B - SEPTEMBER 1976 - REVISED APRIL 1998


logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Standard 91-1984 and IEC Publication 617-12.





functional block diagram



SDLS207B - SEPTEMBER 1976 - REVISED APRIL 1998

schematics of inputs and outputs





absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC} (see Note 1)	0.5 V to 7 V
Input voltage range, V _I	–0.5 V to 5.5 V
Off-state output voltage range	–0.5 V to 5.5 V
Package thermal impedance, θ _{JA} (see Note 2)	67°C/W
Storage temperature range, T _{stq}	. −65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values are with respect to GND.

2. The package thermal impedance is calculated in accordance with JESD 51, except for through-hole packages, which use a trace length of zero.



SDLS207B - SEPTEMBER 1976 - REVISED APRIL 1998

recommended operating conditions

			MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.75	5	5.25	V
VIH	High-level input voltage		2			V
VIL	Low-level input voltage					V
lau	High-level output current	Q outputs			-6.5	mA
ЮН		All other outputs			-3.2	IIIA
la	Low-level output current	Q outputs			16	mA
lOL	All other				8	IIIA
T _A Operating free-air temperature					70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER			TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
VIK		$V_{CC} = 4.75 V,$	$I_{I} = -18 \text{ mA}$			-1.2	V
\/a	Q outputs	$V_{CC} = 4.75 V,$	$I_{OL} = -6.5 \text{ mA}$	2.4	2.9		V
VOH	All others	$V_{CC} = 4.75 V,$	$I_{OL} = -3.2 \text{ mA}$	2.4	2.9		
\/a:	Q outputs	$V_{CC} = 4.75 V,$	$I_{OL} = 16 \text{ mA}$		0.35	0.5	V
VOL	All others	$V_{CC} = 4.75 V$,	I _{OL} = 8 mA		0.35	0.5	
lozh		$V_{CC} = 5.25 \text{ V},$	V _O = 2.4 V			50	μΑ
lozL		V _{CC} = 5.25 V,	V _O = 0.5 V			-50	μΑ
П		V _{CC} = 5.25 V,	V _I = 5.5 V			1	mA
	Data	Vaa 5 25 V	V: 27V			40	
lін	All others	vCC = 5.25 v,	$V_{CC} = 5.25 \text{ V},$ $V_{I} = 2.7 \text{ V}$			25	μΑ
I	Data	V	V: - 0.5 V			-1	mA
IIL	All others	$V_{CC} = 5.25 \text{ V},$	V _I = 0.5 V			-0.25	IIIA
los [‡]		V _{CC} = 5.25 V,	V _O = 0	-30		-100	mA
I _{CC} §		V _{CC} = 5.25 V			80	120	mA

timing requirements over recommended operating conditions (unless otherwise noted) (see Figure 1)

			MIN	NOM	MAX	UNIT
fclock	f _{clock} Clock frequency				10	MHz
		CLKA or CLKB high	25			
t _W	Pulse duration	UNCK IN low	7			ns
	CLR low		40			
		Data (see Note 3)	-20			nc
t _{su}	Setup time before CLKA↑ or CLKB↑ CLR inactive		25			ns
t _h	Hold time after CLKA↑ or CLKB↑		70			ns

NOTE 3: Data must be set up within 20 ns after the load-clock positive transition.



[†] All typical values are at V_{CC} = 5 V, T_A = 25°C. ‡ Duration of the short circuit should not exceed one second. § I_{CC} is measured with all inputs grounded and the outputs open.

SN74S225 16×5 ASYNCHRONOUS FIRST-IN, FIRST-OUT MEMORY WITH 3-STATE OUTPUTS

SDLS207B - SEPTEMBER 1976 - REVISED APRIL 1998


switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
	CLKA			10	20			
f _{max}	CLKB		C _L = 30 pF	10	20		MHz	
	UNCK IN			10	20			
t _W	UNCK OUT		C _L = 30 pF	7	14		ns	
^t dis	OE	Any Q	C _L = 5 pF		10	25	ns	
t _{en}	OE	Any Q	C _L = 30 pF		25	40	ns	
^t PLH	LINICIZINI	Any Q	0. 20.75		50	75		
t _{PHL}	UNCK IN		C _L = 30 pF		50	75	ns	
t _{PLH}	CLKA or CLKB	OR	C _L = 30 pF		190	300	ns	
t _{PLH}	UNCK IN	OR	C _L = 30 pF		40	60	ns	
t _{PHL}	UNCK IIV	UK UK	CL = 30 pr		30	45	115	
	CLR	OR			35	60		
t	CLKA or CLKB	UNCK OUT	C _L = 30 pF		25	45	ns	
^t PHL	UNCK IN		OL = 30 pr		270	400		
	CLKA or CLKB	IR			55	75		
	UNCK IN	IR Any Q				255	400	
t _{PLH}	CLR		C _L = 30 pF		16	35	ns	
	OR↑				10	20		

 $[\]dagger$ All typical values are at $V_{CC} = 5$ V, $T_A = 25$ °C.





PARAMETER MEASUREMENT INFORMATION





PARAM	IETER	S1	
4	tPZH	Open	
ten	tPZL	Closed	
4	tPHZ	Open	
^t dis	tPLZ	Closed	
4	tPLH	Open	
^t pd	tPHL	Open	

LOAD CIRCUIT FOR 3-STATE OUTPUTS









ENABLE AND DISABLE TIMES, 3-STATE OUTPUTS

NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_0 = 50 \ \Omega$, $t_f \leq$ 2 ns. $t_f \leq$ 2 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms




Figure 2. Typical Waveforms for a 16-Word FIFO



SDLS207B - SEPTEMBER 1976 - REVISED APRIL 1998

APPLICATION INFORMATION




Figure 3. Word-Width Expansion: 48×10 Bits



PACKAGE OPTION ADDENDUM

4-Aug-2006

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins Packaç Qty	je Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
SN74S225J	OBSOLETE	CDIP	J	20	TBD	Call TI	Call TI
SN74S225N	ACTIVE	PDIP	N	20 20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74S225N3	OBSOLETE	PDIP	N	20	TBD	Call TI	Call TI

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

14 LEADS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

	Applications	
amplifier.ti.com	Audio	www.ti.com/audio
dataconverter.ti.com	Automotive	www.ti.com/automotive
dsp.ti.com	Broadband	www.ti.com/broadband
interface.ti.com	Digital Control	www.ti.com/digitalcontrol
logic.ti.com	Military	www.ti.com/military
power.ti.com	Optical Networking	www.ti.com/opticalnetwork
microcontroller.ti.com	Security	www.ti.com/security
www.ti.com/lpw	Telephony	www.ti.com/telephony
	Video & Imaging	www.ti.com/video
	Wireless	www.ti.com/wireless
	dataconverter.ti.com dsp.ti.com interface.ti.com logic.ti.com power.ti.com microcontroller.ti.com	amplifier.ti.com dataconverter.ti.com dsp.ti.com dsp.ti.com interface.ti.com logic.ti.com power.ti.com microcontroller.ti.com www.ti.com/lpw Audio Automotive Broadband Digital Control Military Optical Networking Security Telephony Video & Imaging

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated