



The Future of Analog IC Technology®

# MP1583

3A, 23V, 385KHz  
Step-Down Converter

## DESCRIPTION

The MP1583 is a step-down regulator with a built-in internal Power MOSFET. It achieves 3A of continuous output current over a wide input supply range with excellent load and line regulation.

Current mode operation provides fast transient response and eases loop stabilization.

Fault condition protection includes cycle-by-cycle current limiting and thermal shutdown. An adjustable soft-start reduces the stress on the input source at startup. In shutdown mode the regulator draws 20µA of supply current.

The MP1583 requires a minimum number of external components, providing a compact solution.

## FEATURES


- 3A Output Current
- Programmable Soft-Start
- 100mΩ Internal Power MOSFET Switch
- Stable with Low ESR Output Ceramic Capacitors
- Up to 95% Efficiency
- 20µA Shutdown Mode
- Fixed 385KHz Frequency
- Thermal Shutdown
- Cycle-by-Cycle Over Current Protection
- Wide 4.75V to 23V Operating Input Range
- Output Adjustable from 1.22V to 21V
- Under-Voltage Lockout

## APPLICATIONS

- Distributed Power Systems
- Battery Chargers
- Pre-Regulator for Linear Regulators


"MPS" and "The Future of Analog IC Technology" are Registered Trademarks of Monolithic Power Systems, Inc.

## TYPICAL APPLICATION



### Efficiency Curve

V<sub>IN</sub> = 10V



MP1583\_EC01


### ORDERING INFORMATION

Part Number*	Package	Top Marking	Free Air Temperature (T <sub>A</sub> )
MP1583DN	SOIC8E	MP1583DN	-40°C to +85°C
MP1583DP	PDIP8	MP1583DP	-40°C to +85°C

\* For Tape & Reel, add suffix -Z (e.g. MP8736DL-Z)

For RoHS compliant packaging, add suffix -LF (e.g. MP8736DL-LF-Z)

### PACKAGE REFERENCE



#### ABSOLUTE MAXIMUM RATINGS <sup>(1)</sup>

Supply Voltage V <sub>IN</sub> .....	-0.3V to +28V
Switch Voltage V <sub>SW</sub> .....	-1V to V <sub>IN</sub> + 0.3V
Bootstrap Voltage V <sub>BS</sub> .....	V <sub>SW</sub> - 0.3V to V <sub>SW</sub> + 6V
FB, COMP and SS Pins .....	-0.3V to +6V
Continuous Power Dissipation (T <sub>A</sub> = +25°C) <sup>(2)</sup>	
SOIC8E .....	2.5W
PDIP8 .....	1.2W
Junction Temperature .....	150°C
Lead Temperature .....	260°C
Storage Temperature .....	-65°C to +150°C

#### Recommended Operating Conditions <sup>(3)</sup>

Input Voltage V <sub>IN</sub> .....	4.75V to 23V
Operating Junct. Temp (T <sub>J</sub> ) .....	-40°C to +125°C

#### Thermal Resistance <sup>(4)</sup>





	θ <sub>JA</sub>	θ <sub>JC</sub>
SOIC8E .....	50	10
PDIP8 .....	104	45

#### Notes:

- Exceeding these ratings may damage the device.
- The maximum allowable power dissipation is a function of the maximum junction temperature T<sub>J</sub>(MAX), the junction-to-ambient thermal resistance θ<sub>JA</sub>, and the ambient temperature T<sub>A</sub>. The maximum allowable continuous power dissipation at any ambient temperature is calculated by P<sub>D</sub>(MAX)=(T<sub>J</sub>(MAX)-T<sub>A</sub>)/θ<sub>JA</sub>. Exceeding the maximum allowable power dissipation will cause excessive die temperature, and the regulator will go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- The device is not guaranteed to function outside of its operating conditions.
- Measured on JESD51-7, 4-layer PCB

**ELECTRICAL CHARACTERISTICS** $V_{IN} = 12V$ ,  $T_A = +25^{\circ}C$ , unless otherwise noted.

Parameters	Symbol	Condition	Min	Typ	Max	Units
Shutdown Supply Current		$V_{EN} = 0V$		20	30	$\mu A$
Supply Current		$V_{EN} = 2.8V$ , $V_{FB} = 1.4V$		1.0	1.2	mA
Feedback Voltage	$V_{FB}$	$4.75V \leq V_{IN} \leq 23V$	1.194	1.222	1.250	V
Error Amplifier Voltage Gain	$A_{VEA}$			400		V/V
Error Amplifier Transconductance	$G_{EA}$	$\Delta I_{COMP} = \pm 10\mu A$	500	800	1120	$\mu A/V$
High-Side Switch On-Resistance	$R_{DS(ON)1}$			0.1		$\Omega$
Low-Side Switch On-Resistance	$R_{DS(ON)2}$			10		$\Omega$
High-Side Switch Leakage Current		$V_{EN} = 0V$ , $V_{SW} = 0V$		0	10	$\mu A$
Current Limit			4.0	4.9	6.0	A
Current Sense to COMP Transconductance	$G_{CS}$			3.8		A/V
Oscillation Frequency	$f_s$		335	385	435	KHz
Short Circuit Oscillation Frequency		$V_{FB} = 0V$	25	40	55	KHz
Maximum Duty Cycle	$D_{MAX}$	$V_{FB} = 1.0V$		90		%
Minimum Duty Cycle		$V_{FB} = 1.5V$			0	%
EN Shutdown Threshold Voltage			0.9	1.2	1.5	V
Enable Pull Up Current		$V_{EN} = 0V$	1.1	1.8	2.5	$\mu A$
EN UVLO Threshold		$V_{EN}$ Rising	2.37	2.54	2.71	V
EN UVLO Threshold Hysteresis				210		mV
Soft-Start Period		$C_{SS} = 0.1\mu F$		10		ms
Thermal Shutdown				160		$^{\circ}C$

**TYPICAL PERFORMANCE CHARACTERISTICS**

**Soft-Start**
 $C_{SS}$  Open,  $V_{IN} = 10V$ ,  $V_{OUT} = 3.3V$ ,  
 1.5A Resistive Load

**Soft-Start**
 $C_{SS} = 0.01\mu F$ ,  $V_{IN} = 10V$ ,  $V_{OUT} = 3.3V$ ,  
 1.5A Resistive Load

**Soft-Start**
 $C_{SS} = 0.1\mu F$ ,  $V_{IN} = 10V$ ,  $V_{OUT} = 3.3V$ ,  
 1.5A Resistive Load

**PIN FUNCTIONS**

Pin #	Name	Description
1	BS	High-Side Gate Drive Bootstrap Input. BS supplies the drive for the high-side N-Channel MOSFET switch. Connect a 4.7nF or greater capacitor from SW to BS to power the high-side switch.
2	IN	Power Input. IN supplies the power to the IC. Drive IN with a 4.75V to 23V power source. Bypass IN to GND with a suitably large capacitor to eliminate noise on the input to the IC. See <i>Input Capacitor</i>
3	SW	Power Switching Output. SW is the switching node that supplies power to the output. Connect the output LC filter from SW to the output load. Note that a capacitor is required from SW to BS to power the high-side switch.
4	GND	Ground. (Note: For the SOIC8E package, connect the exposed pad on backside to Pin 4).
5	FB	Feedback Input. FB senses the output voltage and regulates it. Drive FB with a resistive voltage divider from the output voltage. The feedback threshold is 1.222V. See <i>Setting the Output Voltage</i>
6	COMP	Compensation Node. COMP is used to compensate the regulation control loop. Connect a series RC network from COMP to GND to compensate the regulation control loop. See <i>Compensation</i>

**PIN FUNCTIONS** (continued)

Pin #	Name	Description
7	EN	Enable/UVLO. A voltage greater than 2.71V enables operation. For complete low current shutdown the EN pin voltage needs to be at less than 900mV. When the voltage on EN exceeds 1.2V, the internal regulator will be enabled and the soft-start capacitor will begin to charge. The MP1583 will start switching after the EN pin voltage reaches 2.71V. There is 7V zener connected between EN and GND. If EN is driven by external signal, the voltage should never exceed 7V.
8	SS	Soft-Start Control Input. SS controls the soft-start period. Connect a capacitor from SS to GND to set the soft-start period. To disable the soft-start feature, leave SS unconnected.

**OPERATION**


The MP1583 is a current-mode step-down regulator. It regulates input voltages from 4.75V to 23V down to an output voltage as low as 1.222V, and is able to supply up to 3A of load current.

The MP1583 uses current-mode control to regulate the output voltage. The output voltage is measured at FB through a resistive voltage divider and amplified through the internal error amplifier. The output current of the transconductance error amplifier is presented at COMP where a RC network compensates the regulation control system.

The voltage at COMP is compared to the internally measured switch current to control the output voltage.

The converter uses an internal N-Channel MOSFET switch to step-down the input voltage to the regulated output voltage. Since the MOSFET requires a gate voltage greater than the input voltage, a boost capacitor connected between SW and BS drives the gate. The capacitor is internally charged when SW is low.

An internal 10Ω switch from SW to GND is used to insure that SW is pulled to GND when SW is low in order to fully charge the BS capacitor.



**Figure 1—Functional Block Diagram**

## APPLICATION INFORMATION

### COMPONENT SELECTION

#### Setting the Output Voltage

The output voltage is set using a resistive voltage divider from the output voltage to the FB pin. The voltage divider divides the output voltage down to the feedback voltage by the ratio:

$$V_{FB} = V_{OUT} \frac{R2}{R1 + R2}$$

Where  $V_{FB}$  is the feedback voltage and  $V_{OUT}$  is the output voltage.

Thus the output voltage is:

$$V_{OUT} = 1.22V \times \frac{R1 + R2}{R2}$$

A typical value for R2 can be as high as 100k $\Omega$ , but a typical value is 10k $\Omega$ . Using that value, R1 is determined by:

$$R1 = 8.18 \times (V_{OUT} - 1.22V) (k\Omega)$$

For example, for a 3.3V output voltage, R2 is 10k $\Omega$ , and R1 is 17k $\Omega$ .

#### Inductor

The inductor is required to supply constant current to the output load while being driven by the switched input voltage. A larger value inductor will result in less ripple current and lower output ripple voltage. However, larger value inductors have a larger physical size, higher series resistance, and/or lower saturation current. A good rule for determining the inductance to use is to allow the inductor peak-to-peak ripple current to be approximately 30% of the maximum switch current limit. Also, make sure that the peak inductor current is below the maximum switch current limit. The inductance value can be calculated by:

$$L = \frac{V_{OUT}}{f_s \times \Delta I_L} \times \left( I - \frac{V_{OUT}}{V_{IN}} \right)$$

Where  $V_{IN}$  is the input voltage,  $f_s$  is the 385KHz switching frequency and  $\Delta I_L$  is the peak-to-peak inductor ripple current.

Choose an inductor that will not saturate under the maximum inductor peak current.

The peak inductor current can be calculated by:

$$I_{LP} = I_{LOAD} + \frac{V_{OUT}}{2 \times f_s \times L} \times \left( I - \frac{V_{OUT}}{V_{IN}} \right)$$

Where  $I_{LOAD}$  is the load current.

Table 1 lists a number of suitable inductors from various manufacturers. The choice of which inductor to use mainly depends on the price vs. size requirements and any EMI requirements.

**Table 1—Inductor Selection Guide**

Vendor/ Model	Core Type	Core Material	Package Dimensions (mm)		
			W	L	H
<b>Sumida</b>					
CR75	Open	Ferrite	7.0	7.8	5.5
CDH74	Open	Ferrite	7.3	8.0	5.2
CDRH5D28	Shielded	Ferrite	5.5	5.7	5.5
CDRH5D28	Shielded	Ferrite	5.5	5.7	5.5
CDRH6D28	Shielded	Ferrite	6.7	6.7	3.0
CDRH104R	Shielded	Ferrite	10.1	10.0	3.0
<b>Toko</b>					
D53LC Type A	Shielded	Ferrite	5.0	5.0	3.0
D75C	Shielded	Ferrite	7.6	7.6	5.1
D104C	Shielded	Ferrite	10.0	10.0	4.3
D10FL	Open	Ferrite	9.7	1.5	4.0
<b>Coilcraft</b>					
DO3308	Open	Ferrite	9.4	13.0	3.0
DO3316	Open	Ferrite	9.4	13.0	5.1



**Output Rectifier Diode**

The output rectifier diode supplies the current to the inductor when the high-side switch is off. Use a Schottky diode to reduce losses due to the diode forward voltage and recovery times.

Choose a diode whose maximum reverse voltage rating is greater than the maximum input voltage, and whose current rating is greater than the maximum load current. Table 2 lists example Schottky diodes and manufacturers.

**Table 2—Diode Selection Guide**

Diode	Voltage/Current Rating	Manufacture
SK33	30V, 3A	Diodes Inc.
SK34	40V, 3A	Diodes Inc.
B330	30V, 3A	Diodes Inc.
B340	40V, 3A	Diodes Inc.
MBRS330	30V, 3A	On Semiconductor
MBRS340	40V, 3A	On Semiconductor

**Input Capacitor**

The input current to the step-down converter is discontinuous, therefore a capacitor is required to supply the AC current to the step-down converter while maintaining the DC input voltage. Use low ESR capacitors for the best performance. Ceramic capacitors are preferred, but tantalum or low-ESR electrolytic capacitors will also suffice.

Since the input capacitor absorbs the input switching current it requires an adequate ripple current rating. The RMS current in the input capacitor can be estimated by:

$$I_{C1} = I_{LOAD} \times \sqrt{\frac{V_{OUT}}{V_{IN}} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right)}$$

The worst-case condition occurs at  $V_{IN} = 2V_{OUT}$ , where:

$$I_{C1} = \frac{I_{LOAD}}{2}$$

For simplification, choose an input capacitor whose RMS current rating is greater than half of the maximum load current.

The input capacitor can be electrolytic, tantalum or ceramic. When using electrolytic or tantalum capacitors, a small, high quality ceramic capacitor (i.e. 0.1µF) should be placed as close to the IC as possible.

When using ceramic capacitors, make sure that they have enough capacitance to provide sufficient charge to prevent excessive voltage ripple at the input. The input voltage ripple caused by capacitance can be estimated by:

$$\Delta V_{IN} = \frac{I_{LOAD}}{f_s \times C1} \times \frac{V_{OUT}}{V_{IN}} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right)$$

Where C1 is the input capacitance value.

**Output Capacitor**

The output capacitor is required to maintain the DC output voltage. Ceramic, tantalum or low ESR electrolytic capacitors are recommended. Low ESR capacitors are preferred so as to keep the output voltage ripple low. The output voltage ripple can be estimated by:

$$\Delta V_{OUT} = \frac{V_{OUT}}{f_s \times L} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right) \times \left(R_{ESR} + \frac{1}{8 \times f_s \times C2}\right)$$

Where L is the inductor value, C2 is the output capacitance value and  $R_{ESR}$  is the equivalent series resistance (ESR) value of the output capacitor.

In the case of ceramic capacitors, the impedance at the switching frequency is dominated by the capacitance, which is the main cause for the output voltage ripple. For simplification, the output voltage ripple can be estimated by:

$$\Delta V_{OUT} = \frac{V_{OUT}}{8 \times f_s^2 \times L \times C2} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right)$$

In the case of tantalum or electrolytic capacitors, the ESR dominates the impedance at the switching frequency. For simplification, the output ripple can be approximated to:

$$\Delta V_{OUT} = \frac{V_{OUT}}{f_s \times L} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right) \times R_{ESR}$$

The MP1583 can be optimized for a wide range of capacitance and ESR values.

**Compensation Components**

The MP1583 employs current mode control for easy compensation and fast transient response. The system stability and transient response are controlled through the COMP pin. COMP is the output of the internal transconductance error amplifier. A series capacitor-resistor combination sets a pole-zero combination to control the characteristics of the control system.

The DC gain of the voltage feedback loop is:

$$A_{VDC} = R_{LOAD} \times G_{CS} \times A_{VEA} \times \frac{V_{FB}}{V_{OUT}}$$

Where  $A_{VEA}$  is the error amplifier voltage gain,  $G_{CS}$  is the current sense transconductance and  $R_{LOAD}$  is the load resistor value.

The system has two poles of importance. One is due to the compensation capacitor (C3) and the output resistor of error amplifier while the other is due to the output capacitor and the load resistor. These poles are located at:

$$f_{P1} = \frac{G_{EA}}{2\pi \times C3 \times A_{VEA}}$$

$$f_{P2} = \frac{1}{2\pi \times C2 \times R_{LOAD}}$$

Where  $G_{EA}$  is the error amplifier transconductance.

The system has one zero of importance, due to the compensation capacitor (C3) and the compensation resistor (R3). This zero is located at:

$$f_{Z1} = \frac{1}{2\pi \times C3 \times R3}$$

The system may have another zero of importance, if the output capacitor has a large capacitance and/or a high ESR value. The zero due to the ESR and capacitance of the output capacitor is located at:

$$f_{ESR} = \frac{1}{2\pi \times C2 \times R_{ESR}}$$

In this case, a third pole set by the compensation capacitor (C6) and the compensation resistor (R3) is used to compensate the effect of the ESR zero on the loop gain. This pole is located at:

$$f_{P3} = \frac{1}{2\pi \times C6 \times R3}$$

The goal of compensation design is to shape the converter transfer function to get a desired loop gain. The system crossover frequency (where the feedback loop has unity gain) is important.

Lower crossover frequencies result in slower line and load transient responses, while higher crossover frequencies could cause system instability. A good standard is to set the crossover frequency to approximately one-tenth of the switching frequency. The switching frequency for the MP1583 is 385KHz, so the desired crossover frequency is around 38KHz.

Table 3 lists the typical values of compensation components for some standard output voltages with various output capacitors and inductors. The values of the compensation components have been optimized for fast transient responses and good stability at given conditions.

**Table 3—Compensation Values for Typical Output Voltage/Capacitor Combinations (Please reference Fig. 3 and Fig. 4)**

V <sub>OUT</sub>	C2	R3	C3	C6
2.5V	22µF Ceramic	3.9kΩ	5.6nF	None
3.3V	22µF Ceramic	4.7kΩ	4.7nF	None
5V	22µF Ceramic	7.5kΩ	4.7nF	None
12V	22µF Ceramic	16.9kΩ	1.5nF	None
2.5V	560µF Al. 30mΩ ESR	91kΩ	1nF	150pF
3.3V	560µF Al. 30mΩ ESR	120kΩ	1nF	120pF
5V	470µF Al. 30mΩ ESR	100kΩ	1nF	120pF
12V	220µF Al. 30mΩ ESR	169kΩ	1nF	39pF



To optimize the compensation components for conditions not listed in Table 2, the following procedure can be used.

1. Choose the compensation resistor (R3) to set the desired crossover frequency. Determine R3 by the following equation:

$$R3 = \frac{2\pi \times C2 \times f_c}{G_{EA} \times G_{CS}} \times \frac{V_{OUT}}{V_{FB}}$$

Where  $f_c$  is the desired crossover frequency (which typically has a value no higher than 38KHz).

2. Choose the compensation capacitor (C3) to achieve the desired phase margin. For applications with typical inductor values, setting the compensation zero,  $f_{z1}$ , below one fourth of the crossover frequency provides sufficient phase margin. Determine C3 by the following equation:

$$C3 > \frac{4}{2\pi \times R3 \times f_c}$$

Where R3 is the compensation resistor value.

3. Determine if the second compensation capacitor (C6) is required. It is required if the ESR zero of the output capacitor is located at less than half of the 385KHz switching frequency, or if the following relationship is valid:

$$\frac{1}{2\pi \times C2 \times R_{ESR}} < \frac{f_s}{2}$$

If this is the case, then add the second compensation capacitor (C6) to set the pole  $f_{p3}$  at the location of the ESR zero. Determine C6 by the equation:

$$C6 = \frac{C2 \times R_{ESR}}{R3}$$

**PCB Layout Guide**

PCB layout is very important to achieve stable operation. Please follow these guidelines and take Figure2 and 3 for references.

- 1) Keep the path of switching current short and minimize the loop area formed by Input cap, high-side and low-side MOSFETs.
- 2) Keep the connection of low-side MOSFET between SW pin and input power ground as short and wide as possible.
- 3) Ensure all feedback connections are short and direct. Place the feedback resistors and compensation components as close to the chip as possible.
- 4) Route SW away from sensitive analog areas such as FB.
- 5) Connect IN, SW, and especially GND respectively to a large copper area to cool the chip to improve thermal performance and long-term reliability. For single layer, do not solder exposed pad of the IC






Figure 2—PCB Layout (Single Layer)



Top Layer



Bottom Layer

Figure 3—PCB Layout (Double Layer)

**External Bootstrap Diode**

An external bootstrap diode may enhance the efficiency of the regulator, the applicable conditions of external BST diode are:

- $V_{OUT}=5V$  or  $3.3V$ ; and
- Duty cycle is high:  $D = \frac{V_{OUT}}{V_{IN}} > 65\%$

In these cases, an external BST diode is recommended from the output of the voltage regulator to BST pin, as shown in Fig.4




Figure 4—Add Optional External Bootstrap Diode to Enhance Efficiency

The recommended external BST diode is IN4148, and the BST cap is 0.1~1µF.

TYPICAL APPLICATION CIRCUITS










Figure 5—3.3V output 3A solution with Murata 22μF, 10V Ceramic Output Capacitor

PACKAGE INFORMATION




SOIC8E (EXPOSED PAD)



NOTE:

- 1) CONTROL DIMENSION IS IN INCHES. DIMENSION IN BRACKET IS IN MILLIMETERS.
- 2) PACKAGE LENGTH DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.
- 3) PACKAGE WIDTH DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS.
- 4) LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.004" INCHES MAX.
- 5) DRAWING CONFORMS TO JEDEC MS-012, VARIATION BA.
- 6) DRAWING IS NOT TO SCALE.

PDIP8



**NOTE:**

1) Control dimension is in inches Dimension in bracket is millimeters

**NOTICE:** The information in this document is subject to change without notice. Please contact MPS for current specifications. Users should warrant and guarantee that third party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.