


## FEATURES

- Member of the Texas Instruments Widebus+™ Family
- Operates From 2.7 V to 3.6 V
- Inputs Accept Voltages to 5.5 V
- Max  $t_{pd}$  of 4 ns at 3.3 V
- $I_{off}$  and Power-Up 3-State Support Hot Insertion
- Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With 3.3-V  $V_{CC}$ )
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 1000-V Charged-Device Model (C101)

GKE PACKAGE  
(TOP VIEW)



TERMINAL ASSIGNMENTS

|   | 1   | 2   | 3                 | 4                 | 5   | 6   |
|---|-----|-----|-------------------|-------------------|-----|-----|
| A | 1Y2 | 1Y1 | 1 $\overline{OE}$ | 2 $\overline{OE}$ | 1A1 | 1A2 |
| B | 1Y4 | 1Y3 | GND               | GND               | 1A3 | 1A4 |
| C | 2Y2 | 2Y1 | $V_{CC}$          | $V_{CC}$          | 2A1 | 2A2 |
| D | 2Y4 | 2Y3 | GND               | GND               | 2A3 | 2A4 |
| E | 3Y2 | 3Y1 | GND               | GND               | 3A1 | 3A2 |
| F | 3Y4 | 3Y3 | $V_{CC}$          | $V_{CC}$          | 3A3 | 3A4 |
| G | 4Y2 | 4Y1 | GND               | GND               | 4A1 | 4A2 |
| H | 4Y3 | 4Y4 | 4 $\overline{OE}$ | 3 $\overline{OE}$ | 4A4 | 4A3 |
| J | 5Y2 | 5Y1 | 5 $\overline{OE}$ | 6 $\overline{OE}$ | 5A1 | 5A2 |
| K | 5Y4 | 5Y3 | GND               | GND               | 5A3 | 5A4 |
| L | 6Y2 | 6Y1 | $V_{CC}$          | $V_{CC}$          | 6A1 | 6A2 |
| M | 6Y4 | 6Y3 | GND               | GND               | 6A3 | 6A4 |
| N | 7Y2 | 7Y1 | GND               | GND               | 7A1 | 7A2 |
| P | 7Y4 | 7Y3 | $V_{CC}$          | $V_{CC}$          | 7A3 | 7A4 |
| R | 8Y2 | 8Y1 | GND               | GND               | 8A1 | 8A2 |
| T | 8Y3 | 8Y4 | 8 $\overline{OE}$ | 7 $\overline{OE}$ | 8A4 | 8A3 |

## DESCRIPTION/ORDERING INFORMATION

This 32-bit buffer/driver is designed for 2.7-V to 3.6-V  $V_{CC}$  operation.

The SN74LVCZ32244A is designed specifically to improve the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.

The device can be used as eight 4-bit buffers, four 8-bit buffers, two 16-bit buffers, or one 32-bit buffer. It provides true outputs.

## ORDERING INFORMATION

| $T_A$         | PACKAGE <sup>(1)</sup> |               | ORDERABLE PART NUMBER | TOP-SIDE MARKING |
|---------------|------------------------|---------------|-----------------------|------------------|
| –40°C to 85°C | LFBGA – GKE            | Tape and reel | SN74LVCZ32244AGKER    | ZC244A           |

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at [www.ti.com/sc/package](http://www.ti.com/sc/package).



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus+ is a trademark of Texas Instruments.

**SN74LVCZ32244A**  
**32-BIT BUFFER/DRIVER**  
**WITH 3-STATE OUTPUTS**

SCES422–JANUARY 2003–REVISED JUNE 2005

**DESCRIPTION/ORDERING INFORMATION (CONTINUED)**

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.


During power up or power down, when  $V_{CC}$  is between 0 and 1.5 V, the device is in the high-impedance state. However, to ensure the high-impedance state above 1.5 V,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for hot-insertion applications using  $I_{off}$  and power-up 3-state. The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down ( $V_{CC} = 0$  V). The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

**FUNCTION TABLE**  
**(EACH 4-BIT BUFFER)**

| INPUTS          |   | OUTPUT<br>Y |
|-----------------|---|-------------|
| $\overline{OE}$ | A |             |
| L               | H | H           |
| L               | L | L           |
| H               | X | Z           |

LOGIC DIAGRAM (POSITIVE LOGIC)



# SN74LVCZ32244A

## 32-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS

SCES422–JANUARY 2003–REVISED JUNE 2005



### Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

|               |                                                                                             | MIN       | MAX            | UNIT |
|---------------|---------------------------------------------------------------------------------------------|-----------|----------------|------|
| $V_{CC}$      | Supply voltage range                                                                        | –0.5      | 6.5            | V    |
| $V_I$         | Input voltage range <sup>(2)</sup>                                                          | –0.5      | 6.5            | V    |
| $V_O$         | Voltage range applied to any output in the high-impedance or power-off state <sup>(2)</sup> | –0.5      | 6.5            | V    |
| $V_O$         | Voltage range applied to any output in the high or low state <sup>(2)(3)</sup>              | –0.5      | $V_{CC} + 0.5$ | V    |
| $I_{IK}$      | Input clamp current                                                                         | $V_I < 0$ | –50            | mA   |
| $I_{OK}$      | Output clamp current                                                                        | $V_O < 0$ | –50            | mA   |
| $I_O$         | Continuous output current                                                                   |           | ±50            | mA   |
|               | Continuous current through each $V_{CC}$ or GND                                             |           | ±100           | mA   |
| $\theta_{JA}$ | Package thermal impedance <sup>(4)</sup>                                                    |           | 40             | °C/W |
| $T_{stg}$     | Storage temperature range                                                                   | –65       | 150            | °C   |

- (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
- (3) The value of  $V_{CC}$  is provided in the recommended operating conditions table.
- (4) The package thermal impedance is calculated in accordance with JESD 51-7.

### Recommended Operating Conditions<sup>(1)</sup>

|                          |                                    | MIN                                        | MAX        | UNIT |
|--------------------------|------------------------------------|--------------------------------------------|------------|------|
| $V_{CC}$                 | Supply voltage                     | 2.7                                        | 3.6        | V    |
| $V_{IH}$                 | High-level input voltage           | $V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$ | 2          | V    |
| $V_{IL}$                 | Low-level input voltage            | $V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$ | 0.8        | V    |
| $V_I$                    | Input voltage                      | 0                                          | 5.5        | V    |
| $V_O$                    | Output voltage                     | High or low state                          | 0 $V_{CC}$ | V    |
|                          |                                    | 3-state                                    | 0 5.5      |      |
| $I_{OH}$                 | High-level output current          | $V_{CC} = 2.7 \text{ V}$                   | –12        | mA   |
|                          |                                    | $V_{CC} = 3 \text{ V}$                     | –24        |      |
| $I_{OL}$                 | Low-level output current           | $V_{CC} = 2.7 \text{ V}$                   | 12         | mA   |
|                          |                                    | $V_{CC} = 3 \text{ V}$                     | 24         |      |
| $\Delta t/\Delta v$      | Input transition rise or fall rate |                                            | 10         | ns/V |
| $\Delta t/\Delta V_{CC}$ | Power-up ramp rate                 | 150                                        |            | μs/V |
| $T_A$                    | Operating free-air temperature     | –40                                        | 85         | °C   |

- (1) All unused inputs of the device must be held at  $V_{CC}$  or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

## Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER         | TEST CONDITIONS                                                              | V <sub>CC</sub> | MIN                   | TYP <sup>(1)</sup> | MAX | UNIT |
|-------------------|------------------------------------------------------------------------------|-----------------|-----------------------|--------------------|-----|------|
| V <sub>OH</sub>   | I <sub>OH</sub> = –100 µA                                                    | 2.7 V to 3.6 V  | V <sub>CC</sub> – 0.2 |                    |     | V    |
|                   | I <sub>OH</sub> = –12 mA                                                     | 2.7 V           | 2.2                   |                    |     |      |
|                   |                                                                              | 3 V             | 2.4                   |                    |     |      |
|                   | I <sub>OH</sub> = –24 mA                                                     | 3 V             | 2.2                   |                    |     |      |
| V <sub>OL</sub>   | I <sub>OL</sub> = 100 µA                                                     | 2.7 V to 3.6 V  | 0.2                   |                    |     | V    |
|                   | I <sub>OL</sub> = 12 mA                                                      | 2.7 V           | 0.4                   |                    |     |      |
|                   | I <sub>OL</sub> = 24 mA                                                      | 3 V             | 0.55                  |                    |     |      |
| I <sub>I</sub>    | V <sub>I</sub> = 0 to 5.5 V                                                  | 3.6 V           |                       |                    | ±5  | µA   |
| I <sub>off</sub>  | V <sub>I</sub> or V <sub>O</sub> = 5.5 V                                     | 0               |                       |                    | ±5  | µA   |
| I <sub>OZ</sub>   | V <sub>O</sub> = 0 to 5.5 V                                                  | 3.6 V           |                       |                    | ±5  | µA   |
| I <sub>OZPU</sub> | V <sub>O</sub> = 0.5 V to 2.5 V, $\overline{OE}$ = don't care                | 0 to 1.5 V      |                       |                    | ±5  | µA   |
| I <sub>OZPD</sub> | V <sub>O</sub> = 0.5 V to 2.5 V, $\overline{OE}$ = don't care                | 1.5 V to 0      |                       |                    | ±5  | µA   |
| I <sub>CC</sub>   | V <sub>I</sub> = V <sub>CC</sub> or GND                                      | 3.6 V           |                       |                    | 200 | µA   |
|                   | 3.6 V ≤ V <sub>I</sub> ≤ 5.5 V <sup>(2)</sup>                                |                 |                       |                    | 200 |      |
| ΔI <sub>CC</sub>  | One input at V <sub>CC</sub> – 0.6 V, Other inputs at V <sub>CC</sub> or GND | 2.7 V to 3.6 V  |                       |                    | 100 | µA   |
| C <sub>i</sub>    | V <sub>I</sub> = V <sub>CC</sub> or GND                                      | 3.3 V           |                       |                    | 4.5 | pF   |
| C <sub>o</sub>    | V <sub>O</sub> = V <sub>CC</sub> or GND                                      | 3.3 V           |                       |                    | 6   | pF   |

(1) All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C.

(2) This applies in the disabled state only.

## Switching Characteristics

over recommended operating free-air temperature range, C<sub>L</sub> = 50 pF (unless otherwise noted) (see Figure 1)

| PARAMETER        | FROM<br>(INPUT) | TO<br>(OUTPUT) | V <sub>CC</sub> = 2.7 V |     | V <sub>CC</sub> = 3.3 V<br>± 0.3 V |     | UNIT |
|------------------|-----------------|----------------|-------------------------|-----|------------------------------------|-----|------|
|                  |                 |                | MIN                     | MAX | MIN                                | MAX |      |
| t <sub>pd</sub>  | A               | Y              | 1.1                     | 4.4 | 1.1                                | 4.1 | ns   |
| t <sub>en</sub>  | $\overline{OE}$ | Y              | 1                       | 4.9 | 1                                  | 4.6 | ns   |
| t <sub>dis</sub> | $\overline{OE}$ | Y              | 1.8                     | 6.1 | 1.8                                | 5.8 | ns   |

## Switching Characteristics

over recommended operating free-air temperature range, C<sub>L</sub> = 30 pF (unless otherwise noted) (see Figure 1)

| PARAMETER        | FROM<br>(INPUT) | TO<br>(OUTPUT) | V <sub>CC</sub> = 2.7 V |     | V <sub>CC</sub> = 3.3 V<br>± 0.3 V |     | UNIT |
|------------------|-----------------|----------------|-------------------------|-----|------------------------------------|-----|------|
|                  |                 |                | MIN                     | MAX | MIN                                | MAX |      |
| t <sub>pd</sub>  | A               | Y              | 1                       | 4.3 | 1                                  | 4   | ns   |
| t <sub>en</sub>  | $\overline{OE}$ | Y              | 1                       | 4.7 | 1                                  | 4.4 | ns   |
| t <sub>dis</sub> | $\overline{OE}$ | Y              | 1.7                     | 5.6 | 1.7                                | 5.3 | ns   |


## Operating Characteristics

T<sub>A</sub> = 25°C

| PARAMETER       |                                                 |                  | TEST<br>CONDITIONS | V <sub>CC</sub> = 3.3 V<br>TYP | UNIT |
|-----------------|-------------------------------------------------|------------------|--------------------|--------------------------------|------|
| C <sub>pd</sub> | Power dissipation capacitance per buffer/driver | Outputs enabled  | f = 10 MHz         | 32                             | pF   |
|                 |                                                 | Outputs disabled |                    | 5.5                            |      |


# PARAMETER MEASUREMENT INFORMATION

$V_{CC} = 2.7\text{ V AND } 3.3\text{ V} \pm 0.3\text{ V}$




LOAD CIRCUIT


| TEST              | S1                |
|-------------------|-------------------|
| $t_{pd}$          | Open              |
| $t_{PLZ}/t_{PZL}$ | 2 $\times V_{CC}$ |
| $t_{PHZ}/t_{PZH}$ | GND               |




VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS  
PULSE DURATION



VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES

- NOTES: A.  $C_L$  includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq 10\text{ MHz}$ ,  $Z_O = 50\ \Omega$ ,  $t_r \leq 2\text{ ns}$ ,  $t_f \leq 2\text{ ns}$ .
- D. The outputs are measured one at a time, with one transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
- H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms

## PACKAGING INFORMATION

| Orderable Device   | Status<br>(1) | Package Type | Package<br>Drawing | Pins | Package<br>Qty | Eco Plan<br>(2)            | Lead/Ball Finish<br>(6) | MSL Peak Temp<br>(3) | Op Temp (°C) | Device Marking<br>(4/5) | Samples |
|--------------------|---------------|--------------|--------------------|------|----------------|----------------------------|-------------------------|----------------------|--------------|-------------------------|---------|
| SN74LVCZ32244AZKER | NRND          | LFBGA        | ZKE                | 96   | 1000           | Green (RoHS<br>& no Sb/Br) | SNAGCU                  | Level-3-260C-168 HR  | -40 to 85    | ZC244A                  |         |

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**


\*All dimensions are nominal

| Device             | Package Type | Package Drawing | Pins | SPQ  | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|--------------------|--------------|-----------------|------|------|--------------------|--------------------|---------|---------|---------|---------|--------|---------------|
| SN74LVCZ32244AZKER | LFBGA        | ZKE             | 96   | 1000 | 330.0              | 24.4               | 5.7     | 13.7    | 2.0     | 8.0     | 24.0   | Q1            |

## TAPE AND REEL BOX DIMENSIONS




\*All dimensions are nominal

| Device             | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|--------------------|--------------|-----------------|------|------|-------------|------------|-------------|
| SN74LVCZ32244AZKER | LFBGA        | ZKE             | 96   | 1000 | 336.6       | 336.6      | 41.3        |

ZKE (R-PBGA-N96)

PLASTIC BALL GRID ARRAY



- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Falls within JEDEC MO-205 variation CC.
  - D. This package is lead-free. Refer to the 96 GKE package (drawing 4188953) for tin-lead (SnPb).

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale ([www.ti.com/legal/termsofsale.html](http://www.ti.com/legal/termsofsale.html)) or other applicable terms available either on [ti.com](http://ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2019, Texas Instruments Incorporated