







IWR1443

SWRS211C - MAY 2017 - REVISED OCTOBER 2018

# IWR1443 Single-Chip 76- to 81-GHz mmWave Sensor

# 1 Device Overview

# 1.1 Features

- FMCW Transceiver
  - Integrated PLL, Transmitter, Receiver, Baseband, and A2D
  - 76- to 81-GHz Coverage With 4-GHz Continuous Bandwidth
  - Four Receive Channels
  - Three Transmit Channels (Two Can be Used Simultaneously)
  - Ultra-Accurate Chirp Engine Based on Fractional-N PLL
  - TX Power: 12 dBm
  - RX Noise Figure:
    - 14 dB (76 to 77 GHz)
  - 15 dB (77 to 81 GHz)
  - Phase Noise at 1 MHz:
    - -95 dBc/Hz (76 to 77 GHz)
  - –93 dBc/Hz (77 to 81 GHz)
- Built-in Calibration and Self-Test
  - ARM<sup>®</sup> Cortex<sup>®</sup>-R4F-Based Radio Control System
  - Built-in Firmware (ROM)
  - Self-calibrating System Across Frequency and Temperature
- On-Chip Programmable Core for Embedded User Application
  - Integrated Cortex®-R4F Microcontroller Clocked at 200 MHz
  - On-Chip Bootloader Supports Autonomous Mode (Loading User Application From QSPI Flash Memory)
  - Integrated Peripherals
    - Internal Memories With ECC
    - Radar Hardware Accelerator (FFT, Logmagnitude Computations, and others)
    - Integrated Timers (Watch Dog and up to Four 32-Bit or Two 64-Bit Timers)

# 1.2 Applications

- Industrial Sensor for Measuring Range, Velocity, and Angle
- Tank Level Probing Radar
- Displacement Sensing
- Field Transmitters

I2C (Master and Slave Modes Supported)

Support &

Community

- Two SPI Ports
- CAN Port
- Up to Six General-Purpose ADC Ports
- High-Speed Data Interface to Support Distributed Applications
- Host Interface
  - Control Interface With External Processor Over SPI
  - Data Interface With External Processor Over MIPI D-PHY and CSI2 V1.1
  - Interrupts for Fault Reporting
- IWR1443 Advanced Features
  - Embedded Self-monitoring With No Host Processor Involvement
  - Complex Baseband Architecture
  - Embedded Interference Detection Capability
- Power Management
  - Built-in LDO Network for Enhanced PSRR
  - I/Os Support Dual Voltage 3.3 V/1.8 V
- Clock Source
  - Supports External Oscillator at 40 MHz
  - Supports Externally Driven Clock (Square/Sine) at 40 MHz
- Easy Hardware Design
  - 0.65-mm Pitch, 161-Pin 10.4 mm × 10.4 mm Flip Chip BGA Package for Easy Assembly and Low-Cost PCB Design
- Small Solution SizeOperating Conditions
  - Unotion Tomp Bongo: 40°C
  - Junction Temp Range: –40°C to 105°C

- Traffic Monitoring
- Proximity and Position Sensing
- Security and Surveillance
- Factory Automation
- Safety Guards




Figure 1-1. Autonomous Sensor For Industrial Applications

# 1.3 Description

The IWR1443 device is an integrated single-chip mmWave sensor based on FMCW radar technology capable of operation in the 76- to 81-GHz band with up to 4 GHz continuous chirp. The device is built with TI's low-power 45-nm RFCMOS process, and this solution enables unprecedented levels of integration in an extremely small form factor. The IWR1443 is an ideal solution for low-power, self-monitored, ultra-accurate radar systems in the industrial applications such as building automation, factory automation, drones, material handling, traffic monitoring, and surveillance.

The IWR1443 device is a self-contained, single-chip solution that simplifies the implementation of mmWave sensors in the band of 76 to 81 GHz. The IWR1443 includes a monolithic implementation of a 3TX, 4RX system with built-in PLL and A2D converters. The device includes fully configurable hardware accelerator that supports complex FFT and CFAR detection. Additionally, the device includes two ARM R4F-based processor subsystems: one processor subsystem is for master control, and additional algorithms; a second processor subsystem is responsible for front-end configuration, control, and calibration. Simple programming model changes can enable a wide variety of sensor implementation with the possibility of dynamic reconfiguration for implementing a multimode sensor. Additionally, the device is provided as a complete platform solution including reference hardware design, software drivers, sample configurations, API guide, training, and user documentation.


#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE		
IWR1443FQAGABLR (Tape and Reel)		10.4 mm + 10.4 mm		
IWR1443FQAGABL (Tray)	FCBGA (161)	10.4 mm × 10.4 mm		

(1) For more information, see Section 9, Mechanical Packaging and Orderable Information.



### 1.4 Functional Block Diagram



(\*) Total RAM available in Master subsystem is divided into ARM-Data RAM, Tightly Coupled Memory, Radar Data Memory, Patch Memory (\*\*) Shared Memory for ADC Buffer and Hardware Accelerator



# **Table of Contents**

1	Devic	ce Overview	<u>1</u>
	1.1	Features	<u>1</u>
	1.2	Applications	
	1.3	Description	
	1.4	Functional Block Diagram	
2	Revis	sion History	
3	Devid	ce Comparison	
	3.1	Related Products	
4	Term	inal Configuration and Functions	
	4.1	Pin Diagram	
	4.2	Signal Descriptions	
	4.3	Pin Multiplexing	16
5	Spec	ifications	21
	5.1	Absolute Maximum Ratings	21
	5.2	ESD Ratings	21
	5.3	Power-On Hours (POH)	
	5.4	Recommended Operating Conditions	
	5.5	Power Supply Specifications	
	5.6	Power Consumption Summary	23
	5.7	RF Specification	24
	5.8	Thermal Resistance Characteristics for FCBGA	
		Package [ABL0161]	<u>25</u>
	5.9	Timing and Switching Characteristics	<u>25</u>
6	Detai	led Description	<u>51</u>

	6.1	Overview	<u>51</u>
	6.2	Functional Block Diagram	<u>51</u>
	6.3	External Interfaces	<u>52</u>
	6.4	Subsystems	<u>52</u>
	6.5	Accelerators and Coprocessors	<u>57</u>
	6.6	Other Subsystems	<u>58</u>
	6.7	Identification	<u>62</u>
	6.8	Boot Modes	<u>62</u>
7	Appl	ications, Implementation, and Layout	<u>65</u>
	7.1	Application Information	<u>65</u>
	7.2	Reference Schematic	<u>65</u>
	7.3	Layout	<u>66</u>
8	Devi	ce and Documentation Support	67
	8.1	Device Nomenclature	67
	8.2	Tools and Software	68
	8.3	Documentation Support	68
	8.4	Community Resources	69
	8.5	Trademarks	<u>69</u>
	8.6	Electrostatic Discharge Caution	<u>69</u>
	8.7	Export Control Notice	<u>69</u>
	8.8	Glossary	69
9	Mech	nanical, Packaging, and Orderable	
	Infor	mation	<u>70</u>
	9.1	Packaging Information	<u>70</u>

TEXAS INSTRUMENTS

# 2 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Chang	ges from February 20, 2018 to October 31, 2018 (from B Revision (February 2018) to C Revision) P	age
•	Updated RX Noise Figure from "15 dB (76 to 77 GHz)" to "14 dB (76 to 77 GHz)"	1
•	Updated RX Noise Figure from "16 dB (77 to 81 GHz)" to "15 dB (77 to 81 GHz)"	
•	Updated Phase Noise at 1 MHz from "–94 dBc/Hz (76 to 77 GHz)" to "–95 dBc/Hz (76 to 77 GHz)"	· †
•	Updated Phase Noise at 1 MHz from "–91 dBc/Hz (77 to 81 GHz)" to "–93 dBc/Hz (77 to 81 GHz)"	
•	Removed "(Namely, Intermediate Data)" from "High-Speed Data Interface" bullet	
•	Removed 50 MHz from Externally Driven Oscillator and Externally Driven Clock	
•	Updated Device Information	
•	Removed VMON block from Functional Block Diagram	· <u>-</u> 3
•	Added table note to "Number of transmitters" in Device Features Comparison	. 7
•	Updated IWR1443 and IWR1642 Product status from AI to PD	
•	Updated OSC_CLKOUT	
•	Updated P7 from "Open Drain" to "Pull Up'	
•	Updated B10 DESCRIPTION.	
•	Updated A10, A13, A2, and B2 DESCRIPTION	
•	Removed footnote from Flash programming and RS232 UART	
•	Updated ESD Ratings	
•	Updated/Changed Power-On Hours (POH)	
•	Updated VIOIN in Recommended Operating Conditions	
•	Updated V <sub>IL</sub> 1.8V MAX from "3*VIOIN" to "0.3*VIOIN"	
•	Updated V <sub>IL</sub> is the work with the view to be view in the second time in the view in the v	
•	Updated V <sub>OH</sub> in Recommended Operating Conditions	
•	Updated Recommended Operating Conditions	
•	Added "VNWA" to 1.2 V Supply in Power Supply Rails Characteristics	22
•	Completely updated Ripple Specifications table	
•	Updated Receiver Noise figure values in RF Specification	
•	Updated Receiver 1-dB compression point value from "–5" to "–8"	
•	Updated "IQ gain mismatch" to "Image Rejection Ratio (IMRR)"	
•	Removed IQ phase mismatch from RF Specification	
•	Updated RF Specification table	
•	Updated footnote in RF Specification	
•	Removed 1v4 signal from Device Wakeup	
•	Updated Device Wake-up Sequence	
•	Updated Synchronized Frame Triggering text	
•	Added Synchronized Frame Triggering subsection.	
•	Removed T <sub>Lao</sub> from Frame Trigger Timing table	
•	Updated Crystal Implementation note	
•	Updated/Changed f <sub>P</sub> Parallel resonance crystal frequency from " 40, 50" to "40"	
•	Completely updated External Clock Mode Specifications	
	Updated SPI Slave Mode Timing Requirements	35
•	Added LVDS Interface Configuration	
•	Updated LVDS Interface Lane Config image	
•	Updated Timing Parameters	
•	Updated LVDS Electrical Characteristics	
•	Updated Timing Requirements for QSPI Input (Read) Timings	
	Added Q12, Q13, Q14, and Q15 to QSPI Switching Characteristics	
	Updated Data bit rate from 900 Mbps to 600 Mbps	
	Removed T <sub>CLK-SETTLE</sub> and T <sub>HS-SETTLE</sub>	
	Updated Clock Subsystem diagram	
-	Updated/Changed Transmit Subsystem (Per Channel)	
-	Removed Master System Memory Map	
-		
•	Updated Host Interface Updated text in "A2D Data Format Over CSI2 Interface"	51
•		
•	Updated text in ADC Channels (Service) for User Application	
•	Completely updated GF-ADC rataliletel table	00

٠	Updated text in Functional Mode	64
٠	Updated Application Information	65
	Updated Device Nomenclature	



# 3 Device Comparison

FUNCTION		IWR1443	IWR1642	
Number of receiver	'S	4	4	
Number of transmit	ters	3	2	
On-chip memory		576KB	1.5MB	
Max I/F (Intermedia	ate Frequency) (MHz)	15	5	
Max real sampling	rate (Msps)	37.5	12.5	
Max complex samp	ling rate (Msps)	18.75	6.25	
Processor				
MCU (R4F)		Yes	Yes	
DSP (C674x)		—	Yes	
Peripherals				
Serial Peripheral In	terface (SPI) ports	1	2	
Quad Serial Periph	eral Interface (QSPI)	Yes	Yes	
Inter-Integrated Cir	cuit (I <sup>2</sup> C) interface	1	1	
Controller Area Net	twork (DCAN) interface	Yes	Yes	
Trace		—	Yes	
PWM		—	Yes	
Hardware In Loop (	(HIL/DMM)	—	Yes	
GPADC		Yes	Yes	
LVDS/Debug		Yes	Yes	
CSI2		Yes	_	
Hardware acceleration	tor	Yes	_	
1-V bypass mode		Yes	Yes	
JTAG		Yes	Yes	
Product status	Product Preview (PP), Advance Information (AI), or Production Data (PD)	PD <sup>(1)</sup>	PD <sup>(1)</sup>	

### **Table 3-1. Device Features Comparison**

(1) PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



# 3.1 Related Products

For information about other devices in this family of products or related products see the links that follow.

- mmWave Sensors TI's mmWave sensors rapidly and accurately sense range, angle and velocity with less power using the smallest footprint mmWave sensor portfolio for industrial applications.
- mmWave IWR The Texas Instruments IWR1xxx family of mmWave Sensors are highly integrated and built on RFCMOS technology operating in 76- to 81-GHz frequency band. The devices have a closed-loop PLL for precise and linear chirp synthesis, includes a built-in radio processor (BIST) for RF calibration and safety monitoring. The devices have a very small-form factor, low power consumption, and are highly accurate. Industrial applications from long range to ultra short range can be realized using these devices.
- Companion Products for IWR1443 Review products that are frequently purchased or used in conjunction with this product.
- IWR1443 Reference Designs The IWR1443 TI Designs Reference Design Library is a robust reference design library spanning analog, embedded processor and connectivity. Created by TI experts to help you jump-start your system design, all TI Designs include schematic or block diagrams, BOMs, and design files to speed your time to market. Search and download designs at ti.com/tidesigns.
- Power Optimization for IWR1443 77GHz-Level Transmitter Reference Design The TIDEP-0091 highlights strategies for power optimization of a IWR1443 76- to 81-GHz mmWave sensor in tank level-probing applications, displacement sensors, 4- to 20-mA sensors, and other lowpower applications for detecting range with high accuracy in minimal power envelope.



# **4** Terminal Configuration and Functions

# 4.1 Pin Diagram

Figure 4-1 shows the pin locations for the 161-pin FCBGA package. Figure 4-2, Figure 4-3, Figure 4-4, and Figure 4-5 show the same pins, but split into four quadrants.






Figure 4-1. Pin Diagram







# Figure 4-3. Top Right Quadrant






Figure 4-4. Bottom Left Quadrant






Figure 4-5. Bottom Right Quadrant



# 4.2 Signal Descriptions

FUNCTION	SIGNAL NAME	PIN NUMBER	PIN TYPE	DEFAULT PULL STATUS <sup>(1)</sup>	DESCRIPTION
	TX1	B4	0	—	Single-ended transmitter1 o/p
Transmitters	TX2	B6	0	—	Single-ended transmitter2 o/p
	ТХЗ	B8	0	—	Single-ended transmitter3 o/p
	RX1	M2	Ι	—	Single-ended receiver1 i/p
Dessivers	RX2	K2	Ι	—	Single-ended receiver2 i/p
Receivers	RX3	H2	I	—	Single-ended receiver3 i/p
	RX4	F2	Ι	—	Single-ended receiver4 i/p
	CSI2_TXP[0]	G15	0	—	Differential data Out - Lana 0
	CSI2_TXM[0]	G14	0	—	<ul> <li>Differential data Out – Lane 0</li> </ul>
	CSI2_CLKP	J15	0	—	Differential clock Quit
	CSI2_CLKM	J14	0	_	Differential clock Out
	CSI2_TXP[1]	H15	0	_	Differential data Out - Lana 4
	CSI2_TXM[1]	H14	0	_	<ul> <li>Differential data Out – Lane 1</li> </ul>
CSI2 TX/LVDS	CSI2_TXP[2]	K15	0	_	Differential data Oct. Lance O
тх	CSI2_TXM[2]	K14	0	_	<ul> <li>Differential data Out – Lane 2</li> </ul>
	CSI2_TXP[3]	L15	0	_	Differential data Oct. Lance 0
	CSI2_TXM[3]	L14	0	_	<ul> <li>Differential data Out – Lane 3</li> </ul>
	HS_DEBUG1_P	M15	0	_	
	HS_DEBUG1_M	M14	0		<ul> <li>Differential debug port 1</li> </ul>
	HS_DEBUG2_P	N15	0		
	HS_DEBUG2_M	N14	0	_	<ul> <li>Differential debug port 2</li> </ul>
	RESERVED	B1, B15, D1, D15		_	
Reference clock	OSC_CLKOUT	A14	0	_	Reference clock output from clocking subsystem after cleanup PLL.
System synchronization	SYNC_OUT	P11	0	Pull Down	Low-frequency frame synchronization signal output. Can be used by slave chip in multichip cascading
Synchronization	SYNC_IN	N10	I	Pull Down	Low-frequency frame synchronization signal input.
	SPI_CS_1	R7	I	Pull Up	SPI chip select
SPI control interface from	SPI_CLK_1	R9	I	Pull Down	SPI clock
external MCU	MOSI_1	R8	I	Pull Up	SPI data input
(default slave mode)	MISO_1	P5	0	Pull Up	SPI data output
	SPI_HOST_INTR_1	P6	0	Pull Down	SPI interrupt to host
	RESERVED	R3, R4, R5, P4		—	
	NRESET	P12	I	Open Drain	Power on reset for chip. Active low
Reset	WARM_RESET	N12	Ю	Open Drain	Open-drain fail-safe warm reset signal. Can be driven from PMIC for diagnostic or can be used as status signal that the device is going through reset.
Sofoty	NERROR_OUT	N8	о	Open Drain	Open-drain fail-safe output signal. Connected to PMIC/Processor/MCU to indicate that some severe criticality fault has happened. Recovery would be through reset.
Safety	NERROR_IN	P7	I	Pull Up	Fail-safe input to the device. Error output from any other device can be concentrated in the error signaling monitor module inside the device and appropriate action can be taken by firmware

### **Table 4-1. Signal Descriptions**

(1) Status of PULL structures associated with the IO after device POWER UP.



FUNCTION	SIGNAL NAME	PIN NUMBER	PIN TYPE	DEFAULT PULL STATUS <sup>(1)</sup>	DESCRIPTION
	TMS	L13	I	Pull Up	
	ТСК	M13	I	Pull Down	
JTAG	TDI	H13	I	Pull Up	JTAG port for standard boundary scan
	TDO	J13	0	_	-
	CLKP	E14	I	_	In XTAL mode: Differential port for reference crystal
Reference oscillator	CLKM	F14	0	_	In External clock mode: Single ended input reference clock port (Output CLKM is grounded in this case)
Band-gap voltage	VBGAP	B10	ο	_	Internal voltage reference 0.9V
	VDDIN	F13,N11,P1 5,R6	POW	_	1.2-V digital power supply
	VIN_SRAM	R14	POW	—	1.2-V power rail for internal SRAM
	VNWA	P14	POW	—	1.2-V power rail for SRAM array back bias
	VIOIN	R13	POW	—	I/O supply (3.3-V or 1.8-V): All CMOS I/Os would operate on this supply.
	VIOIN_18	K13	POW	—	1.8-V supply for CMOS IO
	VIN_18CLK	B11	POW	—	1.8-V supply for clock module
	VIOIN_18DIFF	D13	POW	—	1.8-V supply for CSI2 port
	Reserved	G13	POW	—	No connect
	VIN_13RF1	G5,J5,H5	POW	—	1.3-V Analog and RF supply,VIN_13RF1 and VIN_13RF2 could be shorted on the board
	VIN_13RF2	C2,D2	POW	_	1.0-V Analog and RF supply input if RFLDO is bypassed
	VIN_18BB	K5,F5	POW		1.8-V Analog baseband power supply
	VIN_18VCO	B12	POW	—	1.8-V RF VCO supply
Power supply	VSS	E5,E6,E8,E 10,E11,F9,F 11,G6,G7,G 8,G10,H7,H 9,H11,J6,J7 ,J8,J10,K7, K8,K9,K10, K11,L5,L6,L 8,L10,R15	GND	_	Digital ground
	VSSA	A1,A3,A5,A 7,A9,A15,B 3,B5,B7,B9, B13,B14,C1 ,C3,C4,C5, C6,C7,C8,C 9,C15,E1,E 2,E3,E13,E 15,F3,G1,G 2,G3,H3,J1, J2,J3,K3,L1 ,L2,L3, M3,N1,N2,N 3,R1	GND	_	Analog ground
	VOUT_14APLL	A10	0	_	1.4V internal regulator
Internal LDO output/inputs	VOUT_14SYNTH	A13	0	_	1.4V internal regulator
σαιραντηραίε	VOUT_PA	A2,B2	0	—	1.0V internal regulator
	PMIC_CLK_OUT	P13	0	—	Dithered clock input to PMIC
External clock out	MCU_CLK_OUT	N9	0	—	Programmable clock given out to external MCU or the processor

### Table 4-1. Signal Descriptions (continued)

-----

FUNCTION	SIGNAL NAME	PIN NUMBER	PIN TYPE	DEFAULT PULL STATUS <sup>(1)</sup>	DESCRIPTION
_	GPIO[0]	N4	IO	Pull Down	General-purpose IO
General- purpose I/Os	GPIO[1]	N7	IO	Pull Down	General-purpose IO
	GPIO[2]	N13	IO	Pull Down	General-purpose IO
	QSPI_CS	P8	0	Pull Up	Chip-select output from the device. Device is a master connected to serial flash slave.
QSPI for Serial	QSPI_CLK	R10	0	Pull Down	Clock output from the device. Device is a master connected to serial flash slave.
Flash	QSPI[0]	R11	ю	Pull Down	Data IN/OUT
	QSPI[1]	P9	IO	Pull Down	Data IN/OUT
	QSPI[2]	R12	IO	Pull Up	Data IN/OUT
	QSPI[3]	P10	IO	Pull Up	Data IN/OUT
Flash	RS232_TX	N6	0	Pull Down	
programming and RS232 UART	RS232_RX	N5	I	Pull Up	UART pins for programming external flash in preproduction/debug hardware.
	Analog Test1 / GPADC1	P1	Ю	_	GP ADC channel 1
Test and Debug output for preproduction phase. Can be pinned out on production hardware for	Analog Test2 / GPADC2	P2	ю	_	GP ADC channel 2
	Analog Test3 / GPADC3	P3	ю	_	GP ADC channel 3
	Analog Test4 / GPADC4	R2	ю	_	GP ADC channel 4
field debug	ANAMUX / GPADC5	C13	IO	—	GP ADC channel 5
	VSENSE / GPADC6	C14	IO	_	GP ADC channel 6

# Table 4-1. Signal Descriptions (continued)



# 4.3 Pin Multiplexing

REGISTER		DIN	DIGITAL PIN		FUNCTION			PAD STATE et = 0 [ASSERTED]
ADDRESS <sup>(1)</sup>	PIN NAME	N NAME PIN	MUX CONFIG VALUE [Bits3:0]	SIGNAL NAME SIGNAL DESCRIPTION		SIGNAL TYPE	STATE	INTERNAL WEAK PULL STATE
		P6	0	GPIO_12	General Purpose IO	IO	Hi-Z	Weak Pull Down
EA00h	GPIO_12	Po	1	SPI_HOST1_INTR	General Purpose IO [IWR14xx]	0		
			0	GPIO_13	General Purpose IO	IO	Hi-Z	Weak Pull Down
EA04h	GPIO_0	N4	1	GPIO_0	General Purpose IO	IO		
			2	PMIC_CLKOUT	Dithered Clock Output for PMIC	0		
			0	GPIO_16	General Purpose IO	IO	Hi-Z	Weak Pull Down
EA08h	GPIO 1	N7	1	GPIO_1	General Purpose IO	IO		
LAUGH	GPIO_1		2	SYNC_OUT	Low Frequency Synchronization Signal output	0		
			0	GPIO_19	General Purpose IO	IO	Hi-Z	Weak Pull Up
EA0Ch	MOSI_1	MOSI_1 R8	1	MOSI_1	SPI Channel#1 Data Input	IO		
			2	CAN_RX	CAN Interface	I		
	MISO_1		0	GPIO_20	General Purpose IO	IO	Hi-Z	Weak Pull Up
EA10h		P5	1	MISO_1	SPI Channel#1 Data Output	IO		
			2	CAN_TX	CAN Interface	0		
			0	GPIO_3	General Purpose IO	IO	Hi-Z	Weak Pull Up
EA14h	SPI_CLK_1	CLK_1 R9	1	SPI_CLK_1	SPI Channel#1 Clock	IO		
				RCOSC_CLK		0		
			0	GPIO_30	General Purpose IO	IO	Hi-Z	Weak Pull Up
EA18h	SPI_CS_1	R7	1	SPI_CS_1	SPI Channel#1 Chip Select	IO		
				RCOSC_CLK		0		
			0	GPIO_21	General Purpose IO	IO	Hi-Z	
EA1Ch	MOSI_2	MOSI_2 R3	1	MOSI_2	SPI Channel#2 Data Input	IO		
			2	I2C_SDA	I2C Data	IO		
			0	GPIO_22	General Purpose IO	IO	Hi-Z	
EA20h	MISO_2	P4	1	MISO_2	SPI Channel#2 Data Output	IO		
			2	I2C_SCL	I2C Clock	IO		

### Table 4-2. Pin Multiplexing

(1) Register addresses are of the form FFFF XXXXh, where XXXX is listed here.

# Table 4-2. Pin Multiplexing (continued)

REGISTER	PIN NAME	PIN	DIGITAL PIN MUX CONFIG		FUNCTION		nRese	PAD STATE et = 0 [ASSERTED]
ADDRESS <sup>(1)</sup>		FIN	VALUE [Bits3:0]	SIGNAL NAME	SIGNAL DESCRIPTION	SIGNAL TYPE	STATE	INTERNAL WEAK PULL STATE
			0	GPIO_5	General Purpose IO	IO	Hi-Z	
			1	SPI_CLK_2	SPI Channel#2 Clock	IO		
EA24h	SPI_CLK_2	R5		MSS_UARTA_RX		IO		
			6	MSS_UARTB_TX	Debug: Firmware Trace	0		
			7	BSS_UART_TX	Debug: Firmware Trace	0		
			0	GPIO_4	General Purpose IO	IO	Hi-Z	
			1	SPI_CS_2	SPI Channel#2 Chip Select	IO		
EA28h	SPI_CS_2	R4		MSS_UARTA_TX		IO		
			6	MSS_UARTB_TX	Debug: Firmware Trace	0		
			7	BSS_UART_TX	Debug: Firmware Trace	0		
			0	GPIO_8	General Purpose IO	IO	Hi-Z	Weak Pull Down
EA2Ch	QSPI[0]	QSPI[0] R11	1	QSPI[0]	QSPI Data IN/OUT	IO		
			2	MISO_2	SPI Channel#1 Data Output	IO		
			0	GPIO_9	General Purpose IO	IO	Hi-Z	Weak Pull Down
EA30h	QSPI[1]	P9	1	QSPI[1]	QSPI Data IN/OUT	IO		
			2	MOSI_2	SPI Channel#2 Data Input	IO		
	000101	D40	0	GPIO_10	General Purpose IO	IO	Hi-Z	Weak Pull Down
EA34h	QSPI[2]	R12	1	QSPI[2]	QSPI Data IN/OUT	IO		
	000101	P10	0	GPIO_11	General Purpose IO	IO	Hi-Z	Weak Pull Down
EA38h	QSPI[3]	PIU	1	QSPI[3]	QSPI Data IN/OUT	I		
			0	GPIO_7	General Purpose IO	IO	Hi-Z	Weak Pull Down
EA3Ch	QSPI_CLK	R10	1	QSPI_CLK	QSPI Clock output from the device. Device operates as a master with the serial flash being a slave	0		
			2	SPI_CLK_2	SPI Channel#2 Clock	IO		
			0	GPIO_6	General Purpose IO	IO	Hi-Z	Weak Pull Up
EA40h	QSPI_CS	P8	1	QSPI_CS	QSPI Chip Select output from the device. Device operates as a master with the serial flash being a slave	0		
			2	SPI_CS_2	SPI Channel#2 Chip Select	IO		



REGISTER PIN NAME PI			DIGITAL PIN MUX CONFIG				PAD STATE nReset = 0 [ASSERTED]							
ADDRESS <sup>(1)</sup>		PIN	VALUE [Bits3:0]	SIGNAL NAME	SIGNAL DESCRIPTION	SIGNAL TYPE	STATE	INTERNAL WEAK PULL STATE						
	NERROR_IN	P7		NERROR_IN	Failsafe input to the device. Nerror output from any other device can be concentrated in the error signaling monitor module inside the device and appropriate action can be taken by Firmware	I	Hi-Z							
	WARM_RESET	N12		WARM_RESET	Open drain fail safe warm reset signal. Can be driven from PMIC for diagnostic or can be used as status signal that the device is going through reset.	Ю	Hi-Z Input	Open Drain						
	NERROR_OUT	N8		NERROR_OUT	Open drain fail safe output signal. Connected to PMIC/Processor/MCU to indicate that some severe criticality fault has happened. Recovery would be through reset.	0	Hi-Z	Open Drain						
			0	GPIO_17	General Purpose IO	IO	Hi-Z	Weak Pull Down						
EA50h	тск	M12	M13	M13	M13	M13	M13	M13	1	ТСК	JTAG Clock	I		
EASON	ICK	IVIIS	2	MSS_UARTB_TX	Debug: Firmware Trace	0								
			6	BSS_UART_RX	Debug: Firmware Trace	I								
			0	GPIO_18	General Purpose IO	IO	Hi-Z	Weak Pull Up						
EA54h	TMS	L13	1	TMS	JTAG Test Mode Select	IO								
			2	BSS_UART_TX	Debug: Firmware Trace	0								
			0	GPIO_23	General Purpose IO	IO	Hi-Z	Weak Pull Up						
EA58h	TDI	H13	1	TDI	JTAG Test Data In	I								
				MSS_UARTA_RX		IO								
			0	GPIO_24	General Purpose IO	IO	Hi-Z							
			1	TDO	JTAG Test Data Out	0								
				MSS_UARTA_TX		IO								
EA5Ch	TDO	J13	6	MSS_UARTB_TX	Debug: Firmware Trace	0								
				BSS_UART_TX	Debug: Firmware Trace	0								
			7	SOP0	Sense On Power [Reset] Line Impacts boot mode	I								

# Table 4-2. Pin Multiplexing (continued)

REGISTER	PIN NAME	PIN	DIGITAL PIN MUX CONFIG		FUNCTION		nRese	PAD STATE et = 0 [ASSERTED]
ADDRESS <sup>(1)</sup>		PIN	VALUE [Bits3:0]	SIGNAL NAME	SIGNAL DESCRIPTION	SIGNAL TYPE	STATE	INTERNAL WEAK PULL STATE
			0	GPIO_25	General Purpose IO	IO	Hi-Z	Weak Pull Down
EA60h	MCU_CLKOUT	N9	1	MCU_CLKOUT	Programmable clock given out to external MCU or the processor	0		
			10	BSS_UART_RX	Debug: Firmware Trace	I		
			0	GPIO_26	General Purpose IO	IO	Hi-Z	Weak Pull Down
			1	GPIO_2	General Purpose IO	IO		
			7	MSS_UARTB_TX	Debug: Firmware Trace	0		
EA64h	GPIO_2	N13	8	BSS_UART_TX	Debug: Firmware Trace	0		
			9	SYNC_OUT	Low frequency Synchronization signal output	0		
			10	PMIC_CLKOUT	Dithered clock input to PMIC	0		
	EA68h PMIC_CLKOUT P13		0	GPIO_27	General Purpose IO	IO	Hi-Z	Weak Pull Down
FA68h		P13	1	PMIC_CLKOUT	Dithered Clock Output for PMIC	0		
2,0011				SOP2	Sense On Power [Reset] Line Impacts boot mode	I		
			0	GPIO_28	General Purpose IO	IO	Hi-Z	Weak Pull Down
EA6Ch	SYNC_IN	N10	1	SYNC_IN	Low frequency Synchronization signal input	I		
			6	MSS_UARTB_RX	Debug: Firmware Trace	I		
			0	GPIO_29	General Purpose IO	IO	Hi-Z	Weak Pull Down
EA70h		P11	1	SYNC_OUT	Low frequency Synchronization signal output	0		
EATON	SYNC_OUT	PTT		RCOSC_CLK		0		
				SOP1	Sense On Power [Reset] Line Impacts boot mode	I		
			0	GPIO_15	General Purpose IO	IO	Hi-Z	Weak Pull Up
			1	RS232_RX	Debug: Firmware load to RAM	IO		
EA74h R	RS232_RX	RS232_RX N5	2	MSS_UARTA_RX	FLASH Programming Bootloader Controlled	I		
			6	BSS_UART_TX	Debug: Firmware Trace	0		
			7	MSS_UARTB_RX	Debug: Firmware Trace	I		



Table 4-2. Pin Multiplexing (continued)

REGISTER	PIN NAME	PIN	DIGITAL PIN MUX CONFIG	FUNCTION			PAD STATE nReset = 0 [ASSERTED]			
ADDRESS <sup>(1)</sup>		FIN	VALUE [Bits3:0]	SIGNAL NAME	SIGNAL DESCRIPTION	SIGNAL TYPE	STATE	INTERNAL WEAK PULL STATE		
			0	GPIO_14	General Purpose IO	IO				
					1	RS232_TX	Debug: Firmware load to RAM	IO		
EA78h	RS232_TX	N6	5	MSS_UARTA_TX	FLASH Programming Bootloader Controlled	0				
			6	MSS_UARTB_TX	Debug: Firmware Trace	0				
			7	BSS_UART_TX	Debug: Firmware Trace	0				



# **5** Specifications

# 5.1 Absolute Maximum Ratings<sup>(1)(2)</sup>

over operating Tj temperature range (unless otherwise noted)

	PARAMETERS	MIN	MAX	UNIT
VDDIN	1.2 V digital power supply	-0.5	1.4	V
VIN_SRAM	1.2 V power rail for internal SRAM	-0.5	1.4	V
VNWA	1.2 V power rail for SRAM array back bias	-0.5	1.4	V
VIOIN	I/O supply (3.3 V or 1.8 V): All CMOS I/Os would operate on this supply.	-0.5	3.8	V
VIOIN_18	1.8 V supply for CMOS IO	-0.5	2	V
VIN_18CLK	1.8 V supply for clock module	-0.5	2	V
VIOIN_18DIFF	1.8 V supply for CSI2 port	-0.5	2	V
VIN_13RF1	1.3 V Analog and RF supply, VIN_13RF1 and VIN_13RF2 could	0.5	4.45	
VIN_13RF2	be shorted on the board.	-0.5	1.45	V
VIN_13RF1 VIN_13RF2	1-V Internal LDO bypass mode. Device supports mode where external Power Management block can supply 1 V on VIN_13RF1 and VIN_13RF2 rails. In this configuration, the internal LDO of the device would be kept bypassed.	-0.5	1.4	V
VIN_18BB	1.8-V Analog baseband power supply	-0.5	2	V
VIN_18VCO supply	1.8-V RF VCO supply	-0.5	2	V
I and and address	Dual-voltage LVCMOS inputs, 3.3 V or 1.8 V (Steady State)	-0.3V	VIOIN + 0.3	
Input and output voltage range	Dual-voltage LVCMOS inputs, operated at 3.3 V/1.8 V (Transient Overshoot/Undershoot) or external oscillator input	VIC 20%	V	
CLKP, CLKM	Input ports for reference crystal	-0.5	2	V
Clamp current	Input or Output Voltages 0.3 V above or below their respective power rails. Limit clamp current that flows through the internal diode protection cells of the I/O.	-20	20	mA
TJ	Operating junction temperature range	-40	105	°C
T <sub>STG</sub>	Storage temperature range after soldered onto PC board	-55	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to  $V_{SS}$ , unless otherwise noted.

# 5.2 ESD Ratings

				VALUE	UNIT
		Human-body model (HBM)		±2000	
V <sub>(ESD)</sub>	V <sub>(ESD)</sub> Electrostatic discharge		All other pins	±500	V
		Charged-device model (CDM)	Corner pins	±750	

# 5.3 Power-On Hours (POH)<sup>(1)</sup>

JUNCTION TEMPERATURE (T <sub>j</sub> )	OPERATING CONDITION	NOMINAL CVDD VOLTAGE (V)	POWER-ON HOURS [POH] (HOURS)	
90% at 85⁰C T <sub>j</sub> 10% at 105⁰C T <sub>j</sub>	50% duty cycle	1.2	80,000	
100% at 85ºC T <sub>j</sub>			100,000	

(1) This information is provided solely for your convenience and does not extend or modify the warranty provided under TI's standard terms and conditions for TI semiconductor products.

# 5.4 Recommended Operating Conditions

Tjunction temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT	
VDDIN	1.2 V digital power supply	1.14	1.2	1.32	V	
VIN_SRAM	1.2 V power rail for internal SRAM	1.14	1.2	1.32	V	
VNWA	1.2 V power rail for SRAM array back bias	1.14	1.2	1.32	V	
	I/O supply (3.3 V)	3.15	3.3	3.45	V	
VIOIN	I/O supply (1.8 V)	1.71	1.8	1.89	v	
VIOIN_18	1.8 V supply for CMOS IO	1.71	1.8	1.9	V	
VIN_18CLK	1.8 V supply for clock module	1.71	1.8	1.9	V	
VIOIN_18DIFF	1.8 V supply for CSI2 port	1.71	1.8	1.9	V	
VIN_13RF1 VIN_13RF2	1.3 V Analog and RF supply. VIN_13RF1 and VIN_13RF2 could be shorted on the board	1.23	1.3	1.36	V	
VIN_13RF1 (1-V Internal LDO bypass mode) VIN_13RF2 (1-V Internal LDO	Device supports mode where external Power Management block can supply 1 V on VIN_13RF1 and VIN_13RF2 rails. In this configuration, the internal LDO of the device would be kept bypassed.	0.95	1	1.05	V	
bypass mode)		4 74	4.0	1.0	V	
VIN18BB	1.8-V Analog baseband power supply	1.71	1.8	1.9		
VIN_18VCO	1.8V RF VCO supply	1.71	1.8	1.9	V	
VIH	Voltage Input High (1.8 V mode)	1.17			V	
	Voltage Input High (3.3 V mode)	2.25				
V <sub>IL</sub>	Voltage Input Low (1.8 V mode)			0.3*VIOIN	V	
	Voltage Input Low (3.3 V mode)			0.62		
	High-level output threshold ( $I_{OH} = 6 \text{ mA}$ ) (1.8V)	85%*VIOIN			mV	
V <sub>OH</sub>	High-level output threshold ( $I_{OH} = 6 \text{ mA}$ ) (3.3V)	VIOIN – 450mV				
V <sub>OL</sub>	Low-level output threshold ( $I_{OL} = 6 \text{ mA}$ )			450	mV	
	V <sub>IL</sub> (1.8V Mode)			0.2		
NRESET	V <sub>IH</sub> (1.8V Mode)	0.96			v	
SOP[2:0]	V <sub>IL</sub> (3.3V Mode)			0.3	v	
	V <sub>IH</sub> (3.3V Mode)	1.57				

# 5.5 Power Supply Specifications

Table 5-1 describes the four rails from an external power supply block of the IWR1443 device.

Table 5-1. Po	wer Supply Ra	ails Characteristics
---------------	---------------	----------------------

SUPPLY	DEVICE BLOCKS POWERED FROM THE SUPPLY	RELEVANT IOS IN THE DEVICE
1.8 V	Synthesizer and APLL VCOs, crystal oscillator, IF Amplifier stages, ADC, LVDS	Input: VIN_18VCO, VIN18CLK, VIN_18BB, VIOIN_18DIFF, VIOIN_18IO LDO Output: VOUT_14SYNTH, VOUT_14APLL
1.3 V (or 1 V in internal LDO bypass mode)	Power Amplifier, Low Noise Amplifier, Mixers and LO Distribution	Input: VIN_13RF2, VIN_13RF1 LDO Output: VOUT_PA
3.3 V (or 1.8 V for 1.8 V I/O mode)	Digital I/Os	Input VIOIN
1.2 V	Core Digital and SRAMs	Input: VDDIN, VIN_SRAM, VNWA



The 1.3V (1.0V) and 1.8V power supply ripple specifications mentioned in Table 5-2 are defined to meet a target spur level of -105dBc (RF Pin = -15dBm) at the RX. The spur and ripple levels have a dB to dB relationship, for example, a 1dB increase in supply ripple leads to a  $\sim$ 1dB increase in spur level. Values quoted are rms levels for a sinusoidal input applied at the specified frequency.

Table 5-2.	Ripple	Specifications
------------	--------	----------------

	RF RAI	VCO/IF RAIL	
FREQUENCY (kHz)	1.0 V (INTERNAL LDO BYPASS) (μV <sub>RMS</sub> )	1.3 V (μV <sub>RMS</sub> )	1.8 V (μV <sub>RMS</sub> )
137.5	744	648	83
275	4	76	21
550	3	22	11
1100	2	4	6
2200	11	82	13
4400	13	93	19
6600	22	117	29

## 5.6 Power Consumption Summary

Table 5-3 and Table 5-4 summarize the power consumption at the power terminals.

PARAMETER	SUPPLY NAME	DESCRIPTION	MIN	TYP	MAX	UNIT
	VDDIN, VIN_SRAM, VNWA	Total current drawn by all nodes driven by 1.2V rail	500			
Current consumption	VIN_13RF1, VIN_13RF2	Total current drawn by all nodes driven by 1.3V rail			2000	~ ^
	VIOIN_18, VIN_18CLK, VIOIN_18DIFF, VIN_18BB, VIN_18VCO	Total current drawn by all nodes driven by 1.8V rail			850	mA
	VIOIN	Total current drawn by all nodes driven by 3.3V rail			50	

#### Table 5-4. Average Power Consumption at Power Terminals

PARAMETER	CONE	DITION	DESCRIPTION	MIN	ТҮР	MAX	UNIT
Average power consumption	1.0-V internal	1TX, 4RX	Sampling: 16.66 MSps complex		1.73		
	mode 2TX, 4RX	Transceiver, 40-ms frame time, 512		1.88		W	
	1.3-V internal	1TX, 4RX	chirps, 512 samples/chirp, 8.5-μs interchirp time (50% duty cycle) Data Port: MIPI-CSI-2		1.92		vv
	LDO enabled mode	2TX, 4RX			2.1		

# 5.7 RF Specification

over recommended operating conditions (unless otherwise noted)

	PARAMETER		MIN	ТҮР	MAX	UNIT
	Naiaa fimma	76 to 77 GHz		14		
	Noise figure	77 to 81 GHz		15		dB
	1-dB compression point <sup>(1)</sup>			-8		dBm
	Maximum gain			48		dB
	Gain range			24		dB
	Gain step size			2		dB
	Image Rejection Ratio (IMRR)			30		dB
	IF bandwidth <sup>(2)</sup>				15	MHz
	A2D sampling rate (real)				37.5	Msps
Receiver	A2D sampling rate (complex)			18.75	Msps	
	A2D resolution		12		Bits	
	Return loss (S11)		-10		dB	
	Gain mismatch variation (over tempera		±0.5		dB	
	Phase mismatch variation (over tempe		±3		o	
	In-band IIP2	RX gain = 30dB IF = 1.5, 2 MHz at –12 dBFS		16		dBm
	Out-of-band IIP2         RX gain = 24dB           IF = 10 kHz at -10dBm,         1.9 MHz at -30 dBm			24		dBm
	Idle Channel Spurs			-90		dBFS
T	Output power			12		dBm
Transmitter	Amplitude noise			-145		dBc/Hz
	Frequency range		76		81	GHz
Clock	Ramp rate				100	MHz/µs
subsystem	Phase noise at 1-MHz offset	76 to 77 GHz		-95		
		77 to 81 GHz		-93		dBc/Hz

1-dB Compression Point (Out Of Band) is measured by feed a Continuous wave Tone below the lowest HPF cut-off frequency (50 kHz).
 The analog IF stages include high-pass filtering, with two independently configurable first-order high-pass corner frequencies. The set of available HPF corners is summarized as follows:

Available HPF Corner Frequencies (kHz) HPF1 HPF2

175, 235, 350, 700 350, 700, 1400, 2800

The filtering performed by the digital baseband chain is targeted to provide:

• Less than ±0.5 dB pass-band ripple/droop, and

Better than 60 dB anti-aliasing attenuation for any frequency that can alias back into the pass-band.

Figure 5-1 shows variations of noise figure and in-band P1dB parameters with respect to receiver gain programmed.




Figure 5-1. Noise Figure, In-band P1dB vs Receiver Gain

# 5.8 Thermal Resistance Characteristics for FCBGA Package [ABL0161]<sup>(1)</sup>

THERMAL N	METRICS <sup>(2)</sup>	°C/W <sup>(3) (4)</sup>
$R\Theta_{JC}$	Junction-to-case	4.92
$R\Theta_{JB}$	Junction-to-board	6.57
$R\Theta_{JA}$	Junction-to-free air	22.3
$R\Theta_{JMA}$	Junction-to-moving air	N/A <sup>(1)</sup>
Psi <sub>JT</sub>	Junction-to-package top	4.92
Psi <sub>JB</sub>	Junction-to-board	6.4

(1) N/A = not applicable

(2) For more information about traditional and new thermal metrics, see Semiconductor and IC Package Thermal Metrics.

(3) °C/W = degrees Celsius per watt.

(4) These values are based on a JEDEC-defined 2S2P system (with the exception of the Theta JC [RO<sub>JC</sub>] value, which is based on a JEDEC-defined 1S0P system) and will change based on environment as well as application. For more information, see these EIA/JEDEC standards:

JESD51-2, Integrated Circuits Thermal Test Method Environmental Conditions - Natural Convection (Still Air)

• JESD51-3, Low Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages

JESD51-7, High Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages

JESD51-9, Test Boards for Area Array Surface Mount Package Thermal Measurements

A junction temperature of 105°C is assumed.

## 5.9 Timing and Switching Characteristics


# 5.9.1 Power Supply Sequencing and Reset Timing

The IWR1443 device expects all external voltage rails to be stable before reset is deasserted. Figure 5-2 describes the device wake-up sequence.

#### IWR1443 SWRS211C - MAY 2017 - REVISED OCTOBER 2018



www.ti.com



(1) MCU\_CLK\_OUT in autonomous mode, where IWR1443 application is booted from the serial flash, MCU\_CLK\_OUT is not enabled by default by the device bootloader.

#### Figure 5-2. Device Wake-up Sequence

# 5.9.2 Synchronized Frame Triggering

The IWR1443 device supports a hardware based mechanism to trigger radar frames. An external host can pulse the SYNC\_IN signal to start radar frames. The typical time difference between the rising edge of the external pulse and the frame transmission on air (Tlag) is about 160 ns. There is also an additional programmable delay that the user can set to control the frame start time.



IWR1443 SWRS211C – MAY 2017–REVISED OCTOBER 2018




Figure 5-3. Sync In Hardware Trigger


Table 5-5. Frame	Trigger Tin	ning
------------------	-------------	------

PARAMETER	DESCRIPTION	MIN	MAX	UNIT
T <sub>active_frame</sub>	Active frame duration	User defined		20
T <sub>pulse</sub>		25	< T <sub>active_frame</sub>	ns

# 5.9.3 Input Clocks and Oscillators

### 5.9.3.1 Clock Specifications

An external crystal is connected to the device pins. Figure 5-4 shows the crystal implementation.





#### NOTE

The load capacitors,  $C_{f1}$  and  $C_{f2}$  in Figure 5-4, should be chosen such that Equation 1 is satisfied.  $C_L$  in the equation is the load specified by the crystal manufacturer. All discrete components used to implement the oscillator circuit should be placed as close as possible to the associated oscillator CLKP and CLKM pins.Note that Cf1 and Cf2 include the parasitic capacitances due to PCB routing.

$$C_{L} = C_{f1} \times \frac{C_{f2}}{C_{f1} + C_{f2}} + C_{P}$$

(1)

Table 5-6 lists the electrical characteristics of the clock crystal.

#### Table 5-6. Crystal Electrical Characteristics (Oscillator Mode)

NAME	DESCRIPTION	MIN	TYP	MAX	UNIT
f <sub>P</sub>	Parallel resonance crystal frequency	40			MHz
CL	Crystal load capacitance	5	8	12	pF
ESR	Crystal ESR			50	Ω
Temperature range	Expected temperature range of operation	-40		105	°C
Frequency tolerance	Crystal frequency tolerance <sup>(1)(2)(3)</sup>	-50		50	ppm
Drive level			50	200	μW

(1) The crystal manufacturer's specification must satisfy this requirement.

(2) Includes initial tolerance of the crystal, drift over temperature, aging and frequency pulling due to incorrect load capacitance.

(3) Crystal tolerance affects radar sensor accuracy.

In the case where an external clock is used as the clock resource, the signal is fed to the CLKP pin only; CLKM is grounded. The phase noise requirement is very important when a 40-MHz clock is fed externally. Table 5-7 lists the electrical characteristics of the external clock signal.

DADAM	;				
PARAMETER		MIN	ТҮР	MAX	UNIT
	Frequency		40		MHz
	AC-Amplitude	700		1200	mV (pp)
Innut Cleake	Phase Noise at 1 kHz			-132	dBc/Hz
Input Clock: External AC-coupled sine wave or DC-	Phase Noise at 10 kHz			-143	dBc/Hz
coupled square wave	Phase Noise at 100 kHz			-152	dBc/Hz
Phase Noise referred to 40 MHz	Phase Noise at 1 MHz			-153	dBc/Hz
	Duty Cycle	35		65	%
	Freq Tolerance	-50		50	ppm

# Table 5-7. External Clock Mode Specifications

# 5.9.4 Multibuffered / Standard Serial Peripheral Interface (MibSPI)

#### 5.9.4.1 Peripheral Description

The MibSPI/SPI is a high-speed synchronous serial input/output port that allows a serial bit stream of programmed length (2 to 16 bits) to be shifted into and out of the device at a programmed bit-transfer rate. The MibSPI/SPI is normally used for communication between the microcontroller and external peripherals or another microcontroller.

Standard and MibSPI modules have the following features:

- 16-bit shift register
- Receive buffer register
- 8-bit baud clock generator
- SPICLK can be internally-generated (master mode) or received from an external clock source (slave mode)
- Each word transferred can have a unique format.
- SPI I/Os not used in the communication can be used as digital input/output signals

### 5.9.4.2 MibSPI Transmit and Receive RAM Organization

The Multibuffer RAM is comprised of 256 buffers. Each entry in the Multibuffer RAM consists of 4 parts: a 16-bit transmit field, a 16-bit receive field, a 16-bit control field and a 16-bit status field. The Multibuffer RAM can be partitioned into multiple transfer group with variable number of buffers each.

Table 5-9 to assume the operating conditions stated in Table 5-8.

### Table 5-8. SPI Timing Conditions

		MIN	TYP MAX	UNIT
Input Condit	ions			
t <sub>R</sub>	Input rise time	1	3	ns
t <sub>F</sub>	Input fall time	1	3	ns
Output Cond	litions			
C <sub>LOAD</sub>	Output load capacitance	2	15	pF



# Table 5-9. SPI Master Mode Switching Parameters (CLOCK PHASE = 0, SPICLK = output, SPISIMO = output, and SPISOMI = input)<sup>(1)(2)(3)</sup>

NO.		PARAMETER		MIN	TYP MAX	UNIT
1	t <sub>c(SPC)M</sub>	Cycle time, SPICLK <sup>(4)</sup>		25	256 <sub>tc(VCLK)</sub>	ns
2 <sup>(4)</sup>	t <sub>w(SPCH)M</sub>	Pulse duration, SPICLK high (clock polarity = 0	0)	0.5t <sub>c(SPC)M</sub> – 4	$0.5t_{c(SPC)M} + 4$	20
Ζ(''	t <sub>w(SPCL)M</sub>	Pulse duration, SPICLK low (clock polarity = 1	)	$0.5t_{c(SPC)M} - 4$	$0.5t_{c(SPC)M} + 4$	ns
3 <sup>(4)</sup>	t <sub>w(SPCL)M</sub>	Pulse duration, SPICLK low (clock polarity = 0)		$0.5t_{c(SPC)M} - 4$	$0.5t_{c(SPC)M} + 4$	20
317	t <sub>w(SPCH)M</sub>	Pulse duration, SPICLK high (clock polarity =	1)	$0.5t_{C(SPC)M} - 4$	$0.5t_{c(SPC)M} + 4$	ns
4 <sup>(4)</sup>	t <sub>d(SPCH-SIMO)M</sub>	Delay time, SPISIMO valid before SPICLK low	v, (clock polarity = 0)	0.5t <sub>c(SPC)M</sub> - 3		20
4`'	t <sub>d(SPCL-SIMO)M</sub>	Delay time, SPISIMO valid before SPICLK hig	h, (clock polarity = 1)	0.5t <sub>c(SPC)M</sub> – 3		ns
5 <sup>(4)</sup>	t <sub>v(SPCL-SIMO)M</sub>	Valid time, SPISIMO data valid after SPICLK I	ow, (clock polarity = 0)	0.5t <sub>c(SPC)M</sub> - 10.5		20
3(1)	t <sub>v(SPCH-SIMO)M</sub>	Valid time, SPISIMO data valid after SPICLK h	high, (clock polarity = 1)	0.5t <sub>c(SPC)M</sub> - 10.5		ns
		Setup time CS active until SPICLK high	CSHOLD = 0	(C2TDELAY+2)*t <sub>c(VCLK</sub> ) - 7.5	(C2TDELAY+2) * t <sub>c(VCLK)</sub> + 7	
6 <sup>(5)</sup>		(clock polarity = 0)	CSHOLD = 1	(C2TDELAY +3) * t <sub>c(VCLK)</sub> – 7.5	(C2TDELAY+3) * t <sub>c(VCLK)</sub> + 7	
6(3)	<sup>t</sup> C2TDELAY	Setup time CS active until SPICLK low	CSHOLD = 0	(C2TDELAY+2)*t <sub>c(VCLK</sub> ) - 7.5	(C2TDELAY+2) * t <sub>c(VCLK)</sub> + 7	ns
		(clock polarity = 1)	CSHOLD = 1	(C2TDELAY +3) * t <sub>c(VCLK)</sub> – 7.5	(C2TDELAY+3) * t <sub>c(VCLK)</sub> + 7	
<b>7</b> <sup>(5)</sup>		Hold time, SPICLK low until CS inactive (clock	polarity = 0)	$\begin{array}{c} 0.5^{*}t_{c(SPC)M} + \\ (T2CDELAY + 1) \\ & {}^{*}t_{c(VCLK)} - 7 \end{array}$	0.5*t <sub>c(SPC)M</sub> + (T2CDELAY + 1) * t <sub>c(VCLK)</sub> + 7.5	
7(0)	t <sub>T2CDELAY</sub>	Hold time, SPICLK high until CS inactive (cloc	k polarity = 1)	0.5 <sup>*</sup> t <sub>c(SPC)M</sub> + (T2CDELAY + 1) <sup>*</sup> t <sub>c(VCLK)</sub> - 7	0.5 <sup>*t</sup> c(SPC)M + (T2CDELAY + 1) * t <sub>c(VCLK)</sub> + 7.5	ns
8 <sup>(4)</sup>	t <sub>su(SOMI-SPCL)M</sub>	Setup time, SPISOMI before SPICLK low (clock polarity = 0)		5		
8.7	t <sub>su(SOMI-SPCH)M</sub>	Setup time, SPISOMI before SPICLK high (clock polarity = 1)	Setup time, SPISOMI before SPICLK high			ns
9 <sup>(4)</sup>	t <sub>h(SPCL</sub> -SOMI)M	Hold time, SPISOMI data valid after SPICLK to (clock polarity = 0)	Hold time, SPISOMI data valid after SPICLK low			20
9	t <sub>h(SPCH-SOMI)M</sub>	Hold time, SPISOMI data valid after SPICLK h (clock polarity = 1)	igh	3		ns


(1) The MASTER bit (SPIGCRx.0) is set and the CLOCK PHASE bit (SPIFMTx.16) is cleared (where x= 0 or 1).

(2) t<sub>c(MSS VCLK)</sub> = master subsystem clock time = 1 / f<sub>(MSS VCLK)</sub>. For more details, see the Technical Reference Manual.

(3) When the SPI is in Master mode, the following must be true: For PS values from 1 to 255:  $t_{c(SPC)M} \ge (PS + 1)t_{c(MSS_VCLK)} \ge 25ns$ , where PS is the prescale value set in the SPIFMTx.[15:8] register bits. For PS values of 0:  $t_{c(SPC)M} = 2t_{c(MSS_VCLK)} \ge 25ns$ .

(4) The active edge of the SPICLK signal referenced is controlled by the CLOCK POLARITY bit (SPIFMTx.17).

(5) C2TDELAY and T2CDELAY is programmed in the SPIDELAY register








Figure 5-6. SPI Master Mode Chip Select Timing (CLOCK PHASE = 0)



# Table 5-10. SPI Master Mode Switching Parameters (CLOCK PHASE = 1, SPICLK = output, SPISIMO = output, and SPISOMI = input)<sup>(1)(2)(3)</sup>

NO.		PARAMETER		MIN	TYP MAX	UNIT
1	t <sub>c(SPC)M</sub>	Cycle time, SPICLK <sup>(4)</sup>		25	256t <sub>c(VCLK)</sub>	ns
2 <sup>(4)</sup>	t <sub>w(SPCH)M</sub>	Pulse duration, SPICLK high (clock polarity = 0)		$0.5t_{c(SPC)M} - 4$	$0.5t_{c(SPC)M} + 4$	20
217	t <sub>w(SPCL)M</sub>	Pulse duration, SPICLK low (clock polarity = 1)		$0.5t_{c(SPC)M} - 4$	$0.5t_{c(SPC)M} + 4$	ns
3 <sup>(4)</sup>	t <sub>w(SPCL)M</sub>	Pulse duration, SPICLK low (clock polarity = 0)	e duration, SPICLK high (clock polarity = 1)		$0.5t_{c(SPC)M} + 4$	ns
3.7	t <sub>w(SPCH)M</sub>	Pulse duration, SPICLK high (clock polarity = 1)			$0.5t_{c(SPC)M} + 4$	115
4 <sup>(4)</sup>	t <sub>d(SPCH-SIMO)M</sub>	Delay time, SPISIMO valid before SPICLK low,	ay time, SPISIMO valid before SPICLK low, (clock polarity = 0)			ns
4.7	t <sub>d(SPCL-SIMO)M</sub>	Delay time, SPISIMO valid before SPICLK high	ay time, SPISIMO valid before SPICLK high, (clock polarity = 1)			115
5(4)	t <sub>v(SPCL-SIMO)M</sub>	Valid time, SPISIMO data valid after SPICLK low	w, (clock polarity = 0)	0.5t <sub>c(SPC)M</sub> - 10.5		ns
<b>J</b> .,	t <sub>v(SPCH-SIMO)M</sub>	Valid time, SPISIMO data valid after SPICLK high	gh, (clock polarity = 1)	0.5t <sub>c(SPC)M</sub> - 10.5		115
		Setup time CS active until SPICLK high	CSHOLD = 0	0.5*t <sub>c(SPC)M</sub> + (C2TDELAY + 2)*t <sub>c(VCLK)</sub> - 7	$0.5^{t}t_{c(SPC)M} + (C2TDELAY+2) * t_{c(VCLK)} + 7.5$	
6 <sup>(5)</sup>	t <sub>C2TDELAY</sub>	(clock polarity = 0)	CSHOLD = 1	0.5*t <sub>c(SPC)M</sub> + (C2TDELAY + 2)*t <sub>c(VCLK)</sub> - 7	0.5*t <sub>c(SPC)M</sub> + (C2TDELAY+2) * t <sub>c(VCLK)</sub> + 7.5	
0,0,		Setup time CS active until SPICLK low	CSHOLD = 0	0.5*t <sub>c(SPC)M</sub> + (C2TDELAY+2)*t <sub>c(</sub> <sub>VCLK)</sub> - 7	0.5 <sup>*</sup> t <sub>c(SPC)M</sub> + (C2TDELAY+2) * t <sub>c(VCLK)</sub> + 7.5	ns
		(clock polarity = 1)	c polarity = 1) CSHOLD = 1	0.5*t <sub>c(SPC)M</sub> + (C2TDELAY+3)*t <sub>c(</sub> <sub>VCLK)</sub> - 7	0.5 <sup>*</sup> t <sub>c(SPC)M</sub> + (C2TDELAY+3) * t <sub>c(VCLK)</sub> + 7.5	
7 <sup>(5)</sup>		Hold time, SPICLK low until CS inactive (clock	polarity = 0)	(T2CDELAY + 1) *t <sub>c(VCLK)</sub> – 7.5	(T2CDELAY + 1) *t <sub>c(VCLK)</sub> + 7	20
	t <sub>T2CDELAY</sub>	Hold time, SPICLK high until CS inactive (clock	polarity = 1)	(T2CDELAY + 1) *t <sub>c(VCLK)</sub> - 7.5	(T2CDELAY + 1) *t <sub>c(VCLK)</sub> + 7	ns
8 <sup>(4)</sup>	t <sub>su(SOMI-SPCL)M</sub>	Setup time, SPISOMI before SPICLK low (clock polarity = 0)		5		ns
0.7	t <sub>su(SOMI-SPCH)</sub> M	Setup time, SPISOMI before SPICLK high (clock polarity = 1)		5		115
9 <sup>(4)</sup>	t <sub>h(SPCL</sub> -SOMI)M	Hold time, SPISOMI data valid after SPICLK low (clock polarity = 0)	Ν	3		ns
3.7	t <sub>h(SPCH-SOMI)M</sub>	Hold time, SPISOMI data valid after SPICLK hig (clock polarity = 1)	gh	3		115


(1) The MASTER bit (SPIGCRx.0) is set and the CLOCK PHASE bit (SPIFMTx.16) is set (where x = 0 or 1).

(2)  $t_{c(MSS_VCLK)}$  = master subsystem clock time = 1 /  $f_{(MSS_VCLK)}$ . For more details, see the Technical Reference Manual.

(3) When the SPI is in Master mode, the following must be true: For PS values from 1 to 255:  $t_{c(SPC)M} \ge (PS + 1)t_{c(MSS_VCLK)} \ge 25$  ns, where PS is the prescale value set in the SPIFMTx.[15:8] register bits. For PS values of 0:  $t_{c(SPC)M} = 2t_{c(MSS_VCLK)} \ge 25$  ns.

(4) The active edge of the SPICLK signal referenced is controlled by the CLOCK POLARITY bit (SPIFMTx.17).

(5) C2TDELAY and T2CDELAY is programmed in the SPIDELAY register








Figure 5-8. SPI Master Mode Chip Select Timing (CLOCK PHASE = 1)



#### 5.9.4.3 SPI Slave Mode I/O Timings

# Table 5-11. SPI Slave Mode Switching Parameters (SPICLK = input, SPISIMO = input, and SPISOMI = output)<sup>(1)(2)(3)</sup>

NO.		PARAMETER		TYP	MAX	UNIT
1	t <sub>c(SPC)S</sub>	Cycle time, SPICLK <sup>(4)</sup>	25			ns
2 <sup>(5)</sup>	t <sub>w(SPCH)S</sub>	Pulse duration, SPICLK high (clock polarity = 0)	10			20
Ζ,	t <sub>w(SPCL)S</sub>	Pulse duration, SPICLK low (clock polarity = 1)	10			ns
3 <sup>(5)</sup>	t <sub>w(SPCL)S</sub>	Pulse duration, SPICLK low (clock polarity = 0)	10			20
3.7	t <sub>w(SPCH)S</sub>	Pulse duration, SPICLK high (clock polarity = 1)	10			ns
4 <sup>(5)</sup>	t <sub>d(SPCH-SOMI)S</sub>	Delay time, SPISOMI valid after SPICLK high (clock polarity = 0)			10	20
4(-)	t <sub>d(SPCL-SOMI)S</sub>	Delay time, SPISOMI valid after SPICLK low (clock polarity = 1)			10	ns
5 <sup>(5)</sup>	t <sub>h(SPCH-SOMI)S</sub>	Hold time, SPISOMI data valid after SPICLK high (clock polarity = 0)	2	2		20
5.7	t <sub>h(SPCL-SOMI)S</sub>	Hold time, SPISOMI data valid after SPICLK low (clock polarity = 1)	2			ns
6 <sup>(5)</sup>	t <sub>su(SIMO-SPCL)S</sub>	Setup time, SPISIMO before SPICLK low (clock polarity = 0; clock phase = 0) OR (clock polarity = 1; clock phase = 1)	3			20
0(-)	t <sub>su(SIMO-SPCH)S</sub>	Setup time, SPISIMO before SPICLK high (clock polarity = 1; clock phase = 0) OR (clock polarity = 0; clock phase = 1)	3			ns
<b>7</b> <sup>(5)</sup>	t <sub>h(SPCL</sub> -SIMO)S	Hold time, SPISIMO data valid after SPICLK low (clock polarity = 0; clock phase = 0) OR (clock polarity = 1; clock phase = 1)	1			20
1	t <sub>h(SPCL-SIMO)S</sub>	Hold time, SPISIMO data valid after SPICLK high (clock polarity = 1; clock phase = 0) OR (clock polarity = 0; clock phase = 1)	1			ns

The MASTER bit (SPIGCRx.0) is cleared ( where x = 0 or 1 ). (1)


The CLOCK PHASE bit (SPIFMTx.16) is either cleared or set for CLOCK PHASE = 0 or CLOCK PHASE = 1 respectively. (2)


(3)

 $t_{c(MSS\_VCLK)}$  = master subsystem clock time = 1 /  $f_{(MSS\_VCLK)}$ . For more details, see the Technical Reference Manual. When the SPI is in Slave mode, the following must be true: For PS values from 1 to 255:  $t_{c(SPC)S} \ge (PS + 1)t_{c(MSS\_VCLK)} \ge 25$  ns, where (4) PS is the prescale value set in the SPIFMTx.[15:8] register bits.For PS values of 0:  $t_{c(SPC)S} = 2t_{c(MSS_VCLK)} \ge 25$  ns. The active edge of the SPICLK signal referenced is controlled by the CLOCK POLARITY bit (SPIFMTx.17).

(5)











EXAS

#### 5.9.4.4 Typical Interface Protocol Diagram (Slave Mode)

- 1. Host should ensure that there is a delay of two SPI clocks between CS going low and start of SPI clock.
- 2. Host should ensure that CS is toggled for every 16 bits of transfer through SPI.

Figure 5-11 shows the SPI communication timing of the typical interface protocol.




Figure 5-11. SPI Communication

# 5.9.5 LVDS Interface Configuration

The IWR1443 supports seven differential LVDS IOs/Lanes. The lane configuration supported is four Data lanes (LVDS\_TXP/M), one Bit Clock lane (LVDS\_CLKP/M) and one Frame clock lane (LVDS\_FRCLKP/M), and one HS\_DEBUG LVDS pair. The LVDS interface is used for debugging. The LVDS interface supports the following data rates:

- 900 Mbps (450 MHz DDR Clock)
- 600 Mbps (300 MHz DDR Clock)
- 450 Mbps (225 MHz DDR Clock)
- 400 Mbps (200 MHz DDR Clock)
- 300 Mbps (150 MHz DDR Clock)
- 225 Mbps (112.5 MHz DDR Clock)
- 150 Mbps (75 MHz DDR Clock)

Note that the bit clock is in DDR format and hence the numbers of toggles in the clock is equivalent to data.




Figure 5-12. LVDS Interface Lane Configuration And Relative Timings

# 5.9.5.1 LVDS Interface Timings




Figure 5-13. Timing Parameters



# Table 5-12. LVDS Electrical Characteristics

PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
Duty Cycle Requirements	max 1 pF lumped capacitive load on LVDS lanes	48%	52%	
Output Differential Voltage	peak-to-peak single-ended with 100 $\Omega$ resistive load between differential pairs	250	450	mV
Output Offset Voltage		1125	1275	mV
Trise and Tfall	20%-80%, 900 Mbps		500	ps
Jitter (pk-pk)	900 Mbps		80	ps

### 5.9.6 General-Purpose Input/Output

Table 5-13 lists the switching characteristics of output timing relative to load capacitance.

				VIOIN = 1.8V		
	PARAMETER	TEST C	TEST CONDITIONS		VIOIN = 3.3V	UNIT
			$C_L = 20 \text{ pF}$	2.8	3.0	
t <sub>r</sub>	r Max rise time		$C_L = 50 \text{ pF}$	6.4	6.9	ns
		Slew control = 0	C <sub>L</sub> = 75 pF	9.4	10.2	
		Siew control = $0$	$C_L = 20 \text{ pF}$	2.8	2.8	
t <sub>f</sub>	Max fall time		$C_L = 50 \text{ pF}$	6.4	6.6	ns
			C <sub>L</sub> = 75 pF	9.4	9.8	
			C <sub>L</sub> = 20 pF	3.3	3.3	
tr	Max rise time		C <sub>L</sub> = 50 pF	6.7	7.2	ns
		Clow control 1	C <sub>L</sub> = 75 pF	9.6	10.5	
		Slew control = 1	C <sub>L</sub> = 20 pF	3.1	3.1	
t <sub>f</sub>	Max fall time		C <sub>L</sub> = 50 pF	6.6	6.6	ns
			C <sub>L</sub> = 75 pF	9.6	9.6	

Slew control, which is configured by PADxx\_CFG\_REG, changes behavior of the output driver (faster or slower output slew rate).
 The rise/fall time is measured as the time taken by the signal to transition from 10% and 90% of VIOIN voltage.

# 5.9.7 Controller Area Network Interface (DCAN)

The DCAN supports the CAN 2.0B protocol standard and uses a serial, multimaster communication protocol that efficiently supports distributed real-time control with robust communication rates of up to 1 Mbps. The DCAN is ideal for applications operating in noisy and harsh environments that require reliable serial communication or multiplexed wiring.

The DCAN has the following features:

- Supports CAN protocol version 2.0 part A, B
- Bit rates up to 1 Mbps
- Configurable Message objects
- Individual identifier masks for each message object
- Programmable FIFO mode for message objects
- Suspend mode for debug support
- Programmable loop-back modes for self-test operation
- · Direct access to Message RAM in test mode
- Supports two interrupt lines Level 0 and Level 1
- Automatic Message RAM initialization

#### Table 5-14. Dynamic Characteristics for the DCANx TX and RX Pins

PARAMETER		MIN	ТҮР	MAX	UNIT
t <sub>d(CAN_tx)</sub>	Delay time, transmit shift register to CAN_tx pin <sup>(1)</sup>			15	ns
t <sub>d(CAN_rx)</sub>	Delay time, CAN_rx pin to receive shift register <sup>(1)</sup>			10	ns

(1) These values do not include rise/fall times of the output buffer.

describes the CSI-2 DPHY electrical specifications.

#### 5.9.8 Serial Communication Interface (SCI)

The SCI has the following features:

- Standard universal asynchronous receiver-transmitter (UART) communication
- Standard non-return to zero (NRZ) format
- Double-buffered receive and transmit functions
- · Asynchronous or iso-synchronous communication modes with no CLK pin
- Capability to use Direct Memory Access (DMA) for transmit and receive data
- Two external pins: RS232\_RX and RS232\_TX

#### Table 5-15. SCI Timing Requirements

		MIN	TYP	MAX	UNIT
f(baud)	Supported baud rate at 20 pF		921.6		kHz

# 5.9.9 Inter-Integrated Circuit Interface (I2C)

The inter-integrated circuit (I2C) module is a multimaster communication module providing an interface between devices compliant with Philips Semiconductor I2C-bus specification version 2.1 and connected by an I<sup>2</sup>C-bus<sup>™</sup>. This module will support any slave or master I2C compatible device.

The I2C has the following features:

- Compliance to the Philips I2C bus specification, v2.1 (The I2C Specification, Philips document number 9398 393 40011)
  - Bit/Byte format transfer
  - 7-bit and 10-bit device addressing modes
  - General call
  - START byte
  - Multi-master transmitter/ slave receiver mode
  - Multi-master receiver/ slave transmitter mode
  - Combined master transmit/receive and receive/transmit mode
  - Transfer rates of 100 kbps up to 400 kbps (Phillips fast-mode rate)
- Free data format
- Two DMA events (transmit and receive)
- DMA event enable/disable capability
- Module enable/disable capability
- The SDA and SCL are optionally configurable as general purpose I/O
- Slew rate control of the outputs
- Open drain control of the outputs
- Programmable pullup/pulldown capability on the inputs
- Supports Ignore NACK mode

#### NOTE

This I2C module does not support:

- High-speed (HS) mode
- C-bus compatibility mode
- The combined format in 10-bit address mode (the I2C sends the slave address second byte every time it sends the slave address first byte)


		STANDARD	MODE	FAST MC	DE	
		MIN MAX		MIN	MAX	UNIT
t <sub>c(SCL)</sub>	Cycle time, SCL	10		2.5		μS
t <sub>su(SCLH-SDAL)</sub>	Setup time, SCL high before SDA low (for a repeated START condition)	4.7		0.6		μS
t <sub>h(SCLL-SDAL)</sub>	Hold time, SCL low after SDA low (for a START and a repeated START condition)	4		0.6		μS
t <sub>w(SCLL)</sub>	Pulse duration, SCL low	4.7		1.3		μS
t <sub>w(SCLH)</sub>	Pulse duration, SCL high	4		0.6		μS
t <sub>su(SDA-SCLH)</sub>	Setup time, SDA valid before SCL high	250		100		μS
t <sub>h(SCLL-SDA)</sub>	Hold time, SDA valid after SCL low	0	3.45 <sup>(1)</sup>	0	0.9	μS
t <sub>w(SDAH)</sub>	Pulse duration, SDA high between STOP and START conditions	4.7		1.3		μS
t <sub>su(SCLH</sub> -SDAH)	Setup time, SCL high before SDA high (for STOP condition)	4		0.6		μS
t <sub>w(SP)</sub>	Pulse duration, spike (must be suppressed)			0	50	ns
C <sub>b</sub> <sup>(2)(3)</sup>	Capacitive load for each bus line		400		400	pF

#### Table 5-16. I2C Timing Requirements<sup>(1)</sup>

(1) The I2C pins SDA and SCL do not feature fail-safe I/O buffers. These pins could potentially draw current when the device is powered down.

(2) The maximum th(SDA-SCLL) for I2C bus devices has only to be met if the device does not stretch the low period (tw(SCLL)) of the SCL signal.

(3)  $C_b = total capacitance of one bus line in pF. If mixed with fast-mode devices, faster fall-times are allowed.$ 





#### NOTE

- A device must internally provide a hold time of at least 300 ns for the SDA signal (referred to the VIHmin of the SCL signal) to bridge the undefined region of the falling edge of SCL.
- The maximum th(SDA-SCLL) has only to be met if the device does not stretch the LOW period (tw(SCLL)) of the SCL signal. E.A Fast-mode I2C-bus device can be used in a Standard-mode I2C-bus system, but the requirement  $t_{su(SDA-SCLH)} \ge 250$  ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line tr max +  $t_{su(SDA-SCLH)}$ .

# 5.9.10 Quad Serial Peripheral Interface (QSPI)

The quad serial peripheral interface (QSPI<sup>™</sup>) module is a kind of SPI module that allows single, dual, or quad read access to external SPI devices. This module has a memory mapped register interface, which provides a direct interface for accessing data from external SPI devices and thus simplifying software requirements. The QSPI works as a master only. The QSPI in the device is primarily intended for fast booting from quad-SPI flash memories.

The QSPI supports the following features:

- Programmable clock divider
- Six-pin interface
- Programmable length (from 1 to 128 bits) of the words transferred
- Programmable number (from 1 to 4096) of the words transferred
- Support for 3-, 4-, or 6-pin SPI interface
- Optional interrupt generation on word or frame (number of words) completion
- Programmable delay between chip select activation and output data from 0 to 3 QSPI clock cycles

Table 5-18 and Table 5-19 assume the operating conditions stated in Table 5-17.

### Table 5-17. QSPI Timing Conditions

		MIN	TYP MAX	UNIT	
Input Cond	ditions				
t <sub>R</sub>	Input rise time	1	3	ns	
t <sub>F</sub>	Input fall time	1	3	ns	
Output Co	Output Conditions				
C <sub>LOAD</sub>	Output load capacitance	2	15	pF	

#### Table 5-18. Timing Requirements for QSPI Input (Read) Timings<sup>(1)(2)</sup>

		MIN	TYP	MAX	UNIT
t <sub>su(D-SCLK)</sub>	Setup time, d[3:0] valid before falling sclk edge	7.3			ns
t <sub>h(SCLK-D)</sub>	Hold time, d[3:0] valid after falling sclk edge	1.5			ns
t <sub>su(D-SCLK)</sub>	Setup time, final d[3:0] bit valid before final falling sclk edge	7.3 – P <sup>(3)</sup>			ns
t <sub>h(SCLK-D)</sub>	Hold time, final d[3:0] bit valid after final falling sclk edge	1.5 + P <sup>(3)</sup>			ns

(1) Clock Mode 0 (clk polarity = 0; clk phase = 0) is the mode of operation.

(2) The Device captures data on the falling clock edge in Clock Mode 0, as opposed to the traditional rising clock edge. Although nonstandard, the falling-edge-based setup and hold time timings have been designed to be compatible with standard SPI devices that launch data on the falling edge in Clock Mode 0.

(3) P = SCLK period in ns.

www.ti.com


NO.		PARAMETER	MIN	TYP MAX	UNIT
Q1	t <sub>c(SCLK)</sub>	Cycle time, sclk	25		ns
Q2	t <sub>w(SCLKL)</sub>	Pulse duration, sclk low	Y*P - 3 <sup>(1)(2)</sup>		ns
Q3	t <sub>w(SCLKH)</sub>	Pulse duration, sclk high	Y*P - 3 <sup>(1)</sup>		ns
Q4	t <sub>d(CS-SCLK)</sub>	Delay time, sclk falling edge to cs active edge	-M*P - 1 <sup>(1)(3)</sup>	-M*P + 2.5 <sup>(1)(3)</sup>	ns
Q5	t <sub>d(SCLK-CS)</sub>	Delay time, sclk falling edge to cs inactive edge	N*P – 1 <sup>(1)(3)</sup>	N*P + 2.5 <sup>(1)(3)</sup>	ns
Q6	t <sub>d(SCLK-D1)</sub>	Delay time, sclk falling edge to d[1] transition	-3.5	7	ns
Q7	t <sub>ena(CS-D1LZ)</sub>	Enable time, cs active edge to d[1] driven (lo-z)	$-P - 4^{(3)}$	–P +1 <sup>(3)</sup>	ns
Q8	t <sub>dis(CS-D1Z)</sub>	Disable time, cs active edge to d[1] tri-stated (hi-z)	$-P - 4^{(3)}$	–P +1 <sup>(3)</sup>	ns
Q9	t <sub>d(SCLK-D1)</sub>	Delay time, sclk first falling edge to first d[1] transition (for PHA = 0 only)	-3.5 - P <sup>(3)</sup>	7 – P <sup>(3)</sup>	ns
Q12	t <sub>su(D-SCLK)</sub>	Setup time, d[3:0] valid before falling sclk edge	7.3		ns
Q13	t <sub>h(SCLK-D)</sub>	Hold time, d[3:0] valid after falling sclk edge	1.5		ns
Q14	t <sub>su(D-SCLK)</sub>	Setup time, final d[3:0] bit valid before final falling sclk edge	7.3 — P <sup>(3)</sup>		ns
Q15	t <sub>h(SCLK-D)</sub>	Hold time, final d[3:0] bit valid after final falling sclk edge	1.5 + P <sup>(3)</sup>		ns

#### Table 5-19. QSPI Switching Characteristics

(1) The Y parameter is defined as follows: If DCLK\_DIV is 0 or ODD then, Y equals 0.5. If DCLK\_DIV is EVEN then, Y equals (DCLK\_DIV/2) / (DCLK\_DIV+1). For best performance, it is recommended to use a DCLK\_DIV of 0 or ODD to minimize the duty cycle distortion. The HSDIVIDER on CLKOUTX2\_H13 output of DPLL\_PER can be used to achieve the desired clock divider ratio. All required details about clock division factor DCLK\_DIV can be found in the device-specific Technical Reference Manual.

(2) P = SCLK period in ns.

(3)  $M = QSPI_SPI_DC_REG.DDx + 1, N = 2$ 



SPRS85v\_TIMING\_OSPI1\_02

Figure 5-15. QSPI Read (Clock Mode 0)




Figure 5-16. QSPI Write (Clock Mode 0)



# 5.9.11 JTAG Interface

Table 5-21 and Table 5-22 assume the operating conditions stated in Table 5-20.

Table \$	5-20. 、	JTAG	Timing	Conditions
----------	---------	------	--------	------------

			MIN	TYP MAX	UNIT	
Input Cond	ditions					
t <sub>R</sub>	Input rise time		1		3 ns	
t <sub>F</sub>	Input fall time		1		3 ns	
Output Conditions						
C <sub>LOAD</sub>	Output load capacitance		2	1	5 pF	

#### Table 5-21. Timing Requirements for IEEE 1149.1 JTAG

NO.			MIN	TYP	MAX	UNIT
1	t <sub>c(TCK)</sub>	Cycle time TCK	66.66			ns
1a	t <sub>w(TCKH)</sub>	Pulse duration TCK high (40% of tc)	26.67			ns
1b	t <sub>w(TCKL)</sub>	Pulse duration TCK low(40% of tc)	26.67			ns
3	t <sub>su(TDI-TCK)</sub>	Input setup time TDI valid to TCK high	2.5			ns
3	t <sub>su(TMS-TCK)</sub>	Input setup time TMS valid to TCK high	2.5			ns
4	t <sub>h(TCK-TDI)</sub>	Input hold time TDI valid from TCK high	18			ns
4	t <sub>h(TCK-TMS)</sub>	Input hold time TMS valid from TCK high	18			ns

#### Table 5-22. Switching Characteristics Over Recommended Operating Conditions for IEEE 1149.1 JTAG

NO.		MIN	TYP	MAX	UNIT	
2	t <sub>d(TCKL-TDOV)</sub>	Delay time, TCK low to TDO valid	0		25	ns




Figure 5-17. JTAG Timing

# 5.9.12 Camera Serial Interface (CSI)

The CSI is a MIPI D-PHY compliant interface for connecting this device to a camera receiver module. This interface is made of four differential lanes; each lane is configurable for carrying data or clock. The polarity of each wire of a lane is also configurable. Table 5-23, Figure 5-18, Figure 5-19, and Figure 5-20 describe the clock and data timing of the CSI.

#### Table 5-23. CSI Switching Characteristics

over operating Tj temperature range (unless otherwise noted)

	PARAMETER		MIN	TYP	MAX	UNIT		
HPTX								
	Data hit rata	(1 or 2 data lane PHY)	150		600	Mhaa		
HSTX <sub>DBR</sub>	Data bit rate	(4 data lane PHY)	150 600		600	Mbps		
f	DDB clock froguency	(1 or 2 data lane PHY)	75		450	MHz		
fclk		DDR clock frequency (4 data lane PHY)						
$\Delta_{\rm VCMTX(LF)}$	Common-level variation from 75 to 45 frequency	0 MHz of CSI2 clock	-50		50	mVpeak		
t <sub>R</sub> and t <sub>F</sub>	20% to 80% rise time and fall time		150			ns		
					0.3	UI		
LPTX DRIVER								
t <sub>RLP</sub> and t <sub>FLP</sub>	15% to 85% rise time and fall time				25	ns		
t <sub>EOT</sub> <sup>(1)</sup>	Time from start of THS-TRAIL period	to start of LP-11 state			105 + 12*UI	ns		
	Slew rate. $C_{LOAD} = 0$ to 5 pF				500			
$\delta V/\delta t_{SR}^{(2)(3)(4)}$	Slew rate. $C_{LOAD} = 5$ to 20 pF	Slew rate. C <sub>LOAD</sub> = 5 to 20 pF						
	Slew rate. $C_{LOAD} = 20$ to 70 pF	Slew rate. C <sub>LOAD</sub> = 20 to 70 pF						
C <sub>LOAD</sub> <sup>(2)</sup>	Load capacitance	Load capacitance						
DATA-CLOCK Timing	Specification							
UINOM	Nominal Unit Interval (1, 2, or 3 data la	Nominal Unit Interval (1, 2, or 3 data lane PHY)						
	Nominal Unit Interval (4 data lane PH	Nominal Unit Interval (4 data lane PHY)						
UIINST,MIN	Minimum instantaneous Unit Interval (	1, 2, or 3 data lane PHY)	1.033	0.975*U INOM – 0.05		ns		
	Minimum instantaneous Unit Interval (	Minimum instantaneous Unit Interval (4 data lane PHY)						
TSKEW[TX]	Data to clock skew measured at trans	Data to clock skew measured at transmitter						
CSI2 TIMING SPECIFI	CATION							
T <sub>CLK-MISS</sub>	Time-out for receiver to detect absence disable the clock lane HS-RX.	e of clock transitions and			60	ns		
T <sub>CLK-POST</sub>	last associated data lane has transition	Time that the transmitter continues to send HS clock after the last associated data lane has transitioned to lp mode. Interval is defined as the period from the end of $T_{HS-TRAIL}$ to the beginning						
T <sub>CLK-PRE</sub>		Time that the HS clock shall be driven by the transmitter before any associated data lane beginning the transition from LP to HS						
T <sub>CLK-PREPARE</sub>		Time that the transmitter drives the clock lane LP-00 line state immediately before the HS-0 line state starting the HS						
T <sub>CLK-TERM-EN</sub>	Time for the clock lane receiver to ena termination, starting from the time poir VIL,MAX.		Time for Dn to reach VTERM-EN		38	ns		

(1) With an additional load capacitance CCM of 0 to 60 pF on the termination center tap at RX side of the lane

(2) While driving C<sub>LOAD</sub>. Load capacitance includes 50 pF of transmission line capacitance, and 10 pF each for TX and RX.

(3) When the output voltage is from 15% to 85% of the fully settled LP signal levels

(4) Measured as average across any 50 mV segment of the output signal transition



Table 5-23. CSI Switching Characteristics (continued)

#### over operating Tj temperature range (unless otherwise noted)

	PARAMETER						
T <sub>CLK-TRAIL</sub>	Time that the transmitter drives the HS-0 state after the last payload clock bit of a HS transmission burst.	60		ns			
T <sub>CLK-PREPARE</sub> + T <sub>CLK-ZERO</sub>	$T_{\text{CLK-PREPARE}}$ + time that the transmitter drives the HS-0 state before starting the clock.	300		ns			
T <sub>D-TERM-EN</sub>	Time for the data lane receiver to enable the HS line termination, starting from the time point when Dn crosses VIL,MAX.	Time for Dn to reach VTERM-EN	35 ns 4*เ	ne			
T <sub>EOT</sub>	Transmitted time interval from the start of $T_{HS-TRAIL}$ or $T_{CLKTRAIL}$ , to the start of the LP-11 state following a HS burst.		105 r n*12*l	+ ns			
T <sub>HS-PREPARE</sub>	Time that the transmitter drives the data lane LP-00 line state immediately before the HS-0 line state starting the HS transmission	40 + 4*UI	85 6*l				
T <sub>HS-PREPARE</sub> + T <sub>HS-ZERO</sub>	T <sub>HS-PREPARE</sub> + time that the transmitter drives the HS-0 state prior to transmitting the Sync sequence.	145 ns + 10*UI		ns			
T <sub>HS-SKIP</sub>	Time interval during which the HS-RX should ignore any transitions on the data lane, following a HS burst. The end point of the interval is defined as the beginning of the LP-11 state following the HS burst.	40	55 ns 4*נ	ne			
T <sub>HS-EXIT</sub>	Time that the transmitter drives LP-11 following a HS burst.	100		ns			
T <sub>HS-TRAIL</sub>	Time that the transmitter drives the flipped differential state after last payload data bit of a HS transmission burst	max(n*8*UI, 60 ns + n*4*UI) <sup>(5)(6)</sup>		ns			
T <sub>LPX</sub>	Transmitted length of any low-power state period	50 <sup>(7)</sup>		ns			

(5) If a > b then max(a, b) = a, otherwise max(a, b) = b.
(6) Where n = 1 for Forward-direction HS mode and n = 4 for Reverse-direction HS mode

(7) T<sub>LPX</sub> is an internal state machine timing reference. Externally measured values may differ slightly from the specified values due to asymmetrical rise and fall times.




Figure 5-18. Clock and Data Timing in HS Transmission



THS-PREPARE

<--T<sub>HS-SETTLE</sub>→

TIP






Figure 5-20. Switching the Clock Lane Between Clock Transmission and Low-Power Mode

T<sub>CLK-PREPARE</sub>

Data Lane

-T<sub>HS-SKIP</sub>-

Dp/Dr

VIH(min) VIL(max) Disconnect

Terminator



#### **Detailed Description** 6

#### **Overview** 6.1

The IWR1443 device includes the entire Millimeter Wave blocks and analog baseband signal chain for three transmitters (two usable at the same instance) and four receivers, as well as a customerprogrammable MCU with a hardware accelerator for radar signal processing. This device is applicable as a radar-on-a-chip in use-cases with modest requirements for memory, processing capacity and application code size. These could be cost-sensitive industrial radar sensing applications. Examples are:

- Industrial level sensing
- Industrial automation sensor fusion with radar
- traffic intersection monitoring with radar
- Industrial radar-proximity monitoring.

In terms of scalability, the IWR1443 device could be paired with a low-end external MCU, to address more complex applications that might require additional memory for larger application software footprint and faster interfaces. Because the IWR1443 device also provides high speed data interfaces like MIPI-CSI2, it is suitable for interfacing with more capable external processing blocks. Here system designers can choose the IWR1443 to provide raw ADC data or use the on-chip Hardware Accelerator for partial processing viz. first stage Fast Fourier Transform.

#### **Functional Block Diagram** Rx1 LNA IF ADC Cortex R4F @ 200MHz Rx2 Digital Front-LNA IF ADC end (User programmable) Rx3 (Decimation IF ADC LNA Proa Data Boot filter chain) RAM RAM (\*) ROM Rx4 ADC INA IE QSPI Flash QSPI interface Hardware ADC Buffer Accelerator External MCU (\*\*) SPI (\*\*) interface Tx' BPM PA RF/Analog sub-system DMA SPI / I2C PMIC control T<sub>Y</sub>2 Optional communicatio BPM PA DCAN Matrix Master sub-system interface **Ratri** (Customer programmed) Ramp Bus Debug UARTs Control UART Synth T<sub>Y</sub>3 BPM Generator PA x4 And Debug UART (20 GHz) Radar Data Memory (\*) JTAG for debug/ (L3) Test/ Temp Debug development 6 **RF** Control Mailbox GPADC High-speed Rx or BIST LVDS/ process CSI-2 Data for recording or Osc. External DSP

### 6.2

(\*) Total RAM available in Master subsystem is divided into ARM-Data RAM, Tightly Coupled Memory, Radar Data Memory, Patch Memory (\*\*) Shared Memory for ADC Buffer and Hardware Accelerator



## 6.3 External Interfaces

The IWR1443 device provides the following external interfaces:

- Reference Clock Reference clock available for Host Processor after device wakeup.
- Low speed control information
  - Up to two 4-line standard SPI interface
  - One I<sup>2</sup>C interface (Pin multiplexed with one of the SPI ports)
- One Controller Area Network (CAN) Port for Industrial Interfacing
- Data High-Speed serial port following the MIPI CSI2 format. 4 data and 1 clock lane (all differential). Data from different receive channels can be multiplexed on a single data lane in order to optimize board routing. This is a unidirectional interface used for data transfer only.
- Reset Active Low reset for device wakeup from host General Purpose IOs
- Error Signaling Used for notifying the host in case the Radio Controller detects a fault

The IWR1443 device comprises of three main blocks – Radar (or the Millimeter Wave) System, Master (or the Control) System and Processing System.




Figure 6-1. System Interconnect

# 6.4 Subsystems

# 6.4.1 RF and Analog Subsystem

The RF and analog subsystem includes the RF and analog circuitry – namely, the synthesizer, PA, LNA, mixer, IF, and ADC. This subsystem also includes the crystal oscillator and temperature sensors. The three transmit channels can be operated up to a maximum of two at a time (simultaneously) for transmit beamforming purpose as required; whereas the four receive channels can all be operated simultaneously.



#### 6.4.1.1 Clock Subsystem

The IWR1443 clock subsystem generates 76 to 81 GHz from an input reference of 40-MHz crystal or external clock. It has a built-in oscillator circuit followed by a clean-up PLL and a RF synthesizer circuit. The output of the RF synthesizer is then processed by an X4 multiplier to create the required frequency in the 76 to 81 GHz spectrum. The RF synthesizer output is modulated by the timing engine block to create the required waveforms for effective sensor operation.

The clean-up PLL also provides a reference clock for the host processor after system wakeup.

The clock subsystem also has built-in mechanisms for detecting the presence of a crystal and monitoring the quality of the generated clock.

Figure 6-2 describes the clock subsystem.




Figure 6-2. Clock Subsystem

#### 6.4.1.2 Transmit Subsystem

The IWR1443 transmit subsystem consists of three parallel transmit chains, each with independent phase and amplitude control. A maximum of 2 transmit chains can be operational at the same time. However all 3 chains can be operated together in a time multiplexed fashion. The device supports binary phase modulation for MIMO radar and interference mitigation.

Each transmit chain can deliver a maximum of 12 dBm at the antenna port on the PCB. The transmit chains also support programmable backoff for system optimization.

Figure 6-3 describes the transmit subsystem.




Figure 6-3. Transmit Subsystem (Per Channel)

#### 6.4.1.3 Receive Subsystem

The IWR1443 receive subsystem consists of four parallel channels. A single receive channel consists of an LNA, mixer, IF filtering, A2D conversion, and decimation. All four receive channels can be operational at the same time an individual power-down option is also available for system optimization.

Unlike conventional real-only receivers, the IWR1443 device supports a complex baseband architecture, which uses quadrature mixer and dual IF and ADC chains to provide complex I and Q outputs for each receiver channel. The IWR1443 is targeted for fast chirp systems. The band-pass IF chain has configurable lower cutoff frequencies above 175 kHz and can support bandwidths up to 15 MHz.

Figure 6-4 describes the receive subsystem.




Figure 6-4. Receive Subsystem (Per Channel)

#### 6.4.1.4 Radio Processor Subsystem

The Radio Processor subsystem (also referred to as BIST Subsystem in this document) includes the digital front-end, the ramp generator and an internal processor for control / configuration of the low-level RF/analog and ramp generator registers. The Radar Processor also schedules periodic monitoring tasks. User applications, running on

Master (Control) System, do not have direct access to Radar System; access is based on well-defined API messages (over a hardware channel) from the master subsystem.

#### NOTE

This radio processor is programmed by TI and takes care of RF calibration and self-test/monitoring functions (BIST). This processor is not available directly for customer use/application.

The digital front-end takes care of filtering and decimating the raw sigma-delta ADC output and provides the final ADC data samples at a programmable sampling rate.

#### 6.4.2 Master (Control) System

The Master (Control) System includes ARM's Cortex-R4F processor clocked at 200 MHz, which is user programmable. User applications executing on this processor control the overall operation of the device, including Radar Control via well-defined API messages, radar signal processing (assisted by the radar hardware accelerator) and peripherals for external interface.

The Master (Control) System plays a big role in enabling autonomous operation of IWR1443 as a radaron-a-chip sensor. The device includes a quad serial peripheral interface (QSPI) which can be used to download customer code directly from a serial flash. A (classic) CAN interface is included that can be used to communicate directly from the device to a CAN bus. An SPI/I2C interface is available for power management IC (PMIC) control when the IWR1443 is used as an autonomous sensor.

For more complex applications, the device can operate under the control of an external MCU, which can communicate with IWR1443 device over an SPI interface. In this case, it is possible to use the IWR14xx as a radar sensor, providing raw detected objects to the external MCU. External MCU could reduce the application code complexity residing in the device and makes more memory available for radar data cube inside the IWR1443. This configuration also eliminates the need for a separate serial flash to be connected to the IWR1443.

The IWR1443 provides for several digital communications outputs; CSI-2 Clk, 4 data formats – can be connected to a remote processor for additional processing. Note: CSI-2 data is from the digital front end or accelerator. When the MSS is used for preprocessing / or another MCU is used in industrial settings the Serial Tx/Rx or CAN bus can provide lower speed communication than CSI-2. The IWR1443 has additional serial Tx/Rx for HART protocol for industrial sensors, or Modbus serial protocol. The SPI port can also provide additional communications or IO control. Additional industrial IO can be Industrial Ethernet or Wifi.

Note that although four interfaces – one CAN, one I2C and two SPI interfaces – are present in the IWR1443 device for external communication and PMIC control, only two of these interfaces are usable at any point in time.

The total memory (RAM) available in the master subsystem is 576 KB. This is partitioned between the R4F program RAM, R4F data RAM and radar data memory. The maximum usable size for R4F is 448 KB and this is partitioned between the R4F's tightly coupled interfaces TCMA (320 KB) and TCMB (128 KB). Although the complete 448 KB is unified memory and can be used for program or data, typical applications use TCMA as program and TCMB as data memory.

The remaining memory, starting at a minimum of 128 KB, is available to be used as radar data memory for storing the 'radar data cube'. It is possible to increase the radar data memory size in 64 KB increments, at the cost of corresponding reduction in R4F program or data RAM size. The maximum size of radar data memory possible is 384 KB. A few example configurations supported are listed in Table 6-1.

OPTION	R4F PROGRAM RAM	R4F DATA RAM	RADAR DATA MEMORY
1	320KB	128KB	128KB
2	256KB	128KB	192KB
3	256KB	64KB	256KB
4	128KB	64KB	384KB

Table 6-1.	R4F RAM <sup>(1)</sup>
------------	------------------------

(1) For IWR1443 ES1.0 and ES2.0, available RAM is 448 KB instead of 576KB.

The Master Subsystem Memory Map is shown in the Technical Reference Manual.



#### 6.4.3 Host Interface

The IWR1443 device communicates with the host radar processor over the following main interfaces:

- Reference Clock Reference clock available for host processor after device wakeup
- Control 4-port standard SPI (slave) for host control. Control UART or CAN can be used as a control interface

. All radio control commands (and response) flow through this interface.

- Data High-speed serial port following the MIPI CSI2 format (LVDS format can also be used). Four data and one clock lane (all differential). Data from different receive channels can be multiplexed on a single data lane to optimize board routing. This is a unidirectional interface used for data transfer only.
- Reset Active-low reset for device wakeup from host
- Out-of-band interrupt
- Error Used for notifying the host in case the radio controller detects a fault

#### 6.5 Accelerators and Coprocessors

The Processing System in the IWR1443 device is an accelerator for FFT operations. The Radar Hardware Accelerator is an IP that enables off-loading the burden of certain frequently used computations in FMCW radar signal processing from the main processor. It is well-known that FMCW radar signal processing involves the use of FFT and Log-Magnitude computations in order to obtain a radar image across the range, velocity and angle dimensions. Some of the frequently used functions in FMCW radar signal processing can be done within the Radar Hardware Accelerator, while still retaining the flexibility of implementing other proprietary algorithms in the Master System processor.

Key features of the Radar Processing Accelerator are:


- FFT computation, with programmable FFT sizes (powers of 2) up to 1024-pt complex FFT
- Internal FFT bit-width of 24 bits (each for I and Q) for good SQNR performance, with fully programmable butterfly scaling at every radix-2 stage for user flexibility
- Built-in capabilities for simple pre-FFT processing specifically, programmable windowing, basic interference zeroing-out and basic BPM removal
- Magnitude (absolute value) and Log-Magnitude computation capability
- Flexible data flow and data sample arrangement to support efficient multi-dimensional FFT operations and transpose accesses as required
- Chaining and Looping mechanism to sequence a set of accelerator operations one-after-another with minimal intervention from the main processor
- CFAR-CA detector support (linear and logarithmic)
- Miscellaneous other capabilities of the accelerator
  - Stitching two or four 1024-point FFTs to get the equivalent of 2048-point or 4096-point FFT for industrial level sensing applications where large FFT sizes are required
  - Slow DFT mode, with resolution equivalent to 16K size FFT, for FFT peak interpolation (eg. range interpolation) purpose
  - Complex Vector Multiplication and Dot product capability for vectors of size up to 512

### 6.6 Other Subsystems

### 6.6.1 A2D Data Format Over CSI2 Interface

The IWR1443 device uses MIPI D-PHY / CSI2-based format to transfer the raw A2D samples to the external MCU. This is shown in Figure 6-5.

- Supports four data lanes
- CSI-2 data rate scalable from 150 Mbps to 600 Mbps per lane
- Virtual channel based
- CRC generation



Frame Start – CSi2 VSYNC Start Short Packet Line Start – CSi2 HSYNC Start Short Packet Line End – CSi2 HSYNC End Short Packet Frame End – CSi2 VSYNC End Short Packet

#### Figure 6-5. CSI-2 Transmission Format

The data payload is constructed with the following three types of information:


Chirp profile information

RUMENTS

www.ti.com

- The actual chirp number
- A2D data corresponding to chirps of all four channels
  - Interleaved fashion
- Chirp quality data (configurable)

The payload is then split across the four physical data lanes and transmitted to the receiving D-PHY. The data packet packing format is shown in Figure 6-6





# 6.6.2 ADC Channels (Service) for User Application

The IWR1443 device includes provision for an ADC service for user application, where the

GPADC engine present inside the device can be used to measure up to six external voltages. The GPADC1, GPADC2, GPADC3, GPADC4, GPADC5, and GPADC6 pins are used for this purpose.

- ADC itself is controlled by TI firmware running inside the BIST subsystem and access to it for customer's external voltage monitoring purpose is via 'monitoring API' calls routed to the BIST subsystem. This API could be linked with the user application running on the Master R4.
- BIST subsystem firmware will internally schedule these measurements along with other RF and Analog
  monitoring operations. The API allows configuring the settling time (number of ADC samples to skip)
  and number of consecutive samples to take. At the end of a frame, the minimum, maximum and
  average of the readings will be reported for each of the monitored voltages.

**GPADC** Specifications:

- 625 Ksps SAR ADC
- 0 to 1.8V input range
- 10-bit resolution
- For 5 out of the 6 inputs, an optional internal buffer (0.4-1.3V input range) is available. Without the buffer, the ADC has a switched capacitor input load modeled with 5pF of sampling capacitance and 12pF parasitic capacitance (ADC channel mapped to C14, the internal buffer is not available).




Figure 6-7. ADC Path

PARAMETER	ТҮР	UNIT
ADC supply	1.8	V
ADC unbuffered input voltage range	0 – 1.8	V
ADC buffered input voltage range <sup>(1)</sup>	0.4 – 1.3	V
ADC resolution	10	bits
ADC offset error	±5	LSB
ADC gain error	±5	LSB
ADC DNL	-1/+2.5	LSB
ADC INL	±2.5	LSB
ADC sample rate <sup>(2)</sup>	625	Ksps
ADC sampling time <sup>(2)</sup>	400	ns
ADC internal cap	10	pF
ADC buffer input capacitance	2	pF

(1) Outside of given range, the buffer output will become nonlinear.

(2) ADC itself is controlled by TI firmware running inside the BIST subsystem. For more details please refer to the API calls.

60 Detailed Description

Copyright © 2017-2018, Texas Instruments Incorporated



# Table 6-2. GP-ADC Parameter (continued)

PARAMETER	ТҮР	UNIT
ADC input leakage current	3	uA

### 6.7 Identification

The JTAG identification code is described in the IWR1443 Errata.

The JTAG interface provides the XDS emulator and boundary scan connectivity to the IWR1443.

Signal	SoC Pin	Name	Туре	Function
ТСК	M13	Test Clock	Input	Free Running clock when used with emulators viz. Spectrum Digital's XDS200 or TI's XDS110
TMS	L13	Test Mode Select	Input	Directs the next state of the JTAG state machine
TDI	H13	Test Data Input	Input	Scan Data Input to the device
TDO	J13	Test Data Output	Output	Scan Data Output of the device

#### Table 6-3. JTAG Interface

#### 6.8 Boot Modes

As soon as device reset is de-asserted, the R4F processor of the Master (Control) system starts executing its bootloader from an on-chip ROM memory.

The bootloader of the Master system operates in two basic modes and these are specified on the user hardware (Printed Circuit Board) by configuring what are termed as "Sense on Power" (SOP) pins. These pins on the device boundary are scanned by the bootloader firmware and choice of mode for bootloader operation is made.

Table 6-4 enumerates the relevant SOP combinations and how these map to bootloader operation.

SOP2 (P13)	SOP1 (P11)	SOP0 (J13)	BOOTLOADER MODE AND OPERATION
0	0	1	Functional Mode Device Bootloader loads user application from QSPI Serial Flash to internal RAM and switches the control to it
1	0	1	Flashing Mode Device Bootloader spins in loop to allow flashing of user application (or device firmware patch – Supplied by TI) to the serial flash
0	1	1	Debug Mode Bootloader is bypassed and R4F processor is halted. This allows user to connect emulator at a known point

#### Table 6-4. SOP Combinations



#### 6.8.1 Flashing Mode

In Flashing Mode, the Master System's bootloader enables the UART driver and expects a data stream comprising of User Application (Binary Image) and Device Firmware (referred to as Device Firmware Patch or Service Pack) from an external flashing utility. Figure 6-8 shows the flashing utility executing on a PC platform, but the protocol can be accomplished on an embedded platform as well.




Figure 6-8. Figure 5. Bootloader Flashing Mode

### 6.8.2 Functional Mode

In Functional Mode, the Master System's bootloader looks for a valid image in the serial flash memory, interfaced over the QSPI port. If a valid image is found, the bootloader transfers the same to Master System's memory subsystem. The image format contains the MSS application code and the radar subsystem patch code.

If a valid image (or the QSPI Serial Flash is not found), the bootloader initializes the SPI port and awaits for the image transfer. This operation comes handy for configurations where the IWR1443 is interfaced to an external processor which has its own nonvolatile storage hence can store the user application and the IWR1443 device's firmware image.




Figure 6-9. Bootloader's Functional Mode



# 7 Applications, Implementation, and Layout

#### NOTE

Information in the following Applications section is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 7.1 Application Information

Application information can be found on IWR Application web page.

#### 7.2 Reference Schematic

The reference schematic and power supply information can be found in the IWR1443 EVM Documentation.

### 7.3 Layout

#### 7.3.1 Layout Guidelines

General layout guidelines can be found in the IWR1443 EVM Documentation, IWR1443BOOST Layout and Design Files, and IWR1443BOOST Schematics, Assembly Files, and BOM.

### 7.3.2 Layout Example

The IWR1443 EVM, RF layout can be found in the IWR1443BOOST Layout and Design Files and IWR1443BOOST Schematics, Assembly Files, and BOM.

#### 7.3.3 Stackup Details

Layout Stackup details can be found in the IWR1443BOOST Layout and Design Files and IWR1443BOOST Schematics, Assembly Files, and BOM.

There are specific RF guidelines for the RF Tx and Rx. There are additional layout guidelines for other sections in the IWR1443 Checklist for Schematic Review, Layout Review, Bringup/Wakeup.



# 8 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions follow.

#### 8.1 Device Nomenclature

To designate the stages in the product development cycle, TI assigns prefixes to the part numbers of all microprocessors (MPUs) and support tools. Each device has one of three prefixes: X, P, or null (no prefix) (for example, *IWR1443*). Texas Instruments recommends two of three possible prefix designators for its support tools: TMDX and TMDS. These prefixes represent evolutionary stages of product development from engineering prototypes (TMDX) through fully qualified production devices and tools (TMDS).

Device development evolutionary flow:

- **X** Experimental device that is not necessarily representative of the final device's electrical specifications and may not use production assembly flow.
- **P** Prototype device that is not necessarily the final silicon die and may not necessarily meet final electrical specifications.
- **null** Production version of the silicon die that is fully qualified.

Support tool development evolutionary flow:

- **TMDX** Development-support product that has not yet completed Texas Instruments internal qualification testing.
- **TMDS** Fully-qualified development-support product.

X and P devices and TMDX development-support tools are shipped against the following disclaimer:

"Developmental product is intended for internal evaluation purposes."

Production devices and TMDS development-support tools have been characterized fully, and the quality and reliability of the device have been demonstrated fully. TI's standard warranty applies.

Predictions show that prototype devices (X or P) have a greater failure rate than the standard production devices. Texas Instruments recommends that these devices not be used in any production system because their expected end-use failure rate still is undefined. Only qualified production devices are to be used.

TI device nomenclature also includes a suffix with the device family name. This suffix indicates the package type (for example, ABL0161), the temperature range (for example, blank is the default commercial temperature range). Figure 8-1 provides a legend for reading the complete device name for any *IWR1443* device.

For orderable part numbers of *IWR1443* devices in the ABL0161 package types, see the Package Option Addendum of this document, the TI website (www.ti.com), or contact your TI sales representative.

For additional description of the device nomenclature markings on the die, see the *IWR1443 Device Errata*.



www.ti.com




Figure 8-1. Device Nomenclature

# 8.2 Tools and Software

#### Models

IWR1443 BSDL Model Boundary scan database of testable input and output pins for IEEE 1149.1 of the specific device.

IWR1443 IBIS Model IO buffer information model for the IO buffers of the device. For simulation on a circuit board, see IBIS Open Forum.

I\WR1443 Checklist for Schematic Review, Layout Review, Bringup/Wakeup A set of steps in spreadsheet form to select system functions and pinmux options. Specific EVM schematic and layout notes to apply to customer engineering. A bringup checklist is suggested for customers.

#### 8.3 Documentation Support

To receive notification of documentation updates—including silicon errata—go to the product folder for your device on ti.com (IWR1443). In the upper right corner, click the "Alert me" button. This registers you to receive a weekly digest of product information that has changed (if any). For change details, check the revision history of any revised document.

The current documentation that describes the DSP, related peripherals, and other technical collateral follows.

#### Errata

IWR1443 Device Errata Describes known advisories, limitations, and cautions on silicon and provides workarounds.



#### 8.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E<sup>™</sup> Online Community The TI engineer-to-engineer (E2E) community was created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

TI Embedded Processors Wiki Established to help developers get started with Embedded Processors from Texas Instruments and to foster innovation and growth of general knowledge about the hardware and software surrounding these devices.

#### 8.5 Trademarks

E2E is a trademark of Texas Instruments. ARM, Cortex are registered trademarks of ARM Limited. All other trademarks are the property of their respective owners.

#### 8.6 Electrostatic Discharge Caution

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.



ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 8.7 Export Control Notice

Recipient agrees to not knowingly export or re-export, directly or indirectly, any product or technical data (as defined by the U.S., EU, and other Export Administration Regulations) including software, or any controlled product restricted by other applicable national regulations, received from disclosing party under nondisclosure obligations (if any), or any direct product of such technology, to any destination to which such export or re-export is restricted or prohibited by U.S. or other applicable laws, without obtaining prior authorization from U.S. Department of Commerce and other competent Government authorities to the extent required by those laws.

#### 8.8 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

# 9 Mechanical, Packaging, and Orderable Information

#### 9.1 Packaging Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

### CAUTION

The following package information is subject to change without notice.



# **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
IWR1443FQAGABL	ACTIVE	FC/CSP	ABL	161	176	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	-40 to 105	IWR1443 QG 964FC C ABL G1 964FC ABL	Samples
IWR1443FQAGABLR	ACTIVE	FC/CSP	ABL	161	1000	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	-40 to 105	IWR1443 QG 964FC C ABL G1 964FC ABL	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.




www.ti.com

31-Oct-2019

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


# ABL0161A



# **PACKAGE OUTLINE**

# FCBGA - 1.17 mm max height

PLASTIC BALL GRID ARRAY



NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

2. This drawing is subject to change without notice.




# ABL0161A

# **EXAMPLE BOARD LAYOUT**

# FCBGA - 1.17 mm max height

PLASTIC BALL GRID ARRAY



3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For information, see Texas Instruments literature number SPRAA99 (www.ti.com/lit/spraa99).




# ABL0161A

# **EXAMPLE STENCIL DESIGN**

# FCBGA - 1.17 mm max height

PLASTIC BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated