

KSZ8863RLL Reference Design Revision 1.0

REVISION HISTORY

DATE:	DESCRIPTION	REVISION
05/30/2009	Initial Draft	1.0


Table of Contents

PAGE 01: Revision History
PAGE 02: KSZ8863RLL_48LQFP Device
PAGE 03: Device Configuration / Strap and MII Interface
PAGE 04: Power



CONFIDENTIAL & PROPRIETARY

Title		
KSZ8863RLL Reference Design		
Size	Document Number	Rev
	Revision History	1.0
Date:	Thursday, May 10, 2012	Sheet 1 of 9




Place components in dotted box close to KS8873

Route TX pairs on component side

Route RX pairs on solder side


Route TX & RX differential pairs close together, 8mil/8mil parallel spacing, and keep other signals 20 mil (minimum) away

PORT 1



JP6	Force Flow Control High = Enable Off (default) = Disable
JP7	Force Full/Half Off = Full Duplex Low = Half Duplex
JP8	Force Speed Off = 100BaseTX Low = 10BaseT
JP9	Auto-negotiation High = Enable Off(default) = Disable

PORT 2



JP12	Force Flow Control Off = ENABLE Low = DISABLE
JP13	Force Full/Half Off = Full Duplex Low = Half Duplex
JP14	Force Speed Off = 100BaseTX Low = 10BaseT
JP15	Auto-negotiation Off = ENABLE Low = DISABLE

RMII option


KS8863RLL provides RMII signals with respect to both PHY and MAC sides.

For this board, the KS8863RLL provides RMII signals with respect to MAC side only. The RMII signal connections between KS8863RLL and external PHY are shown in the table to the right.


The KSZ8863RLL can provide the 50MHz reference clock by disconnect JP19 to enable REFCLKO.

The KSZ8863RLL can use internal or external reference clock which is selected by register 198 bit 3. For external, it is set to 0, vice reverse.

External PHY RMII (with respect to PHY)		KSZ8863RLL RMII (with respect to MAC)		
Signal	Type	Signal	Pin #	Type
REF_CLK	Input	SMTXC3	23	Input
CRS_DV	Output	SMTXEN3	16	Input
RXD[1]	Output	SMTXD31	19	Input
RXD[0]	Output	SMTXD30	20	Input
TX_EN	Input	SMRXDV3	25	Output
TXD[1]	Input	SMRXD31	28	Output
TXD[0]	Input	SMRXD30	29	Output
RX_ER	Output	SMTXER3	24	Input



Port 3 RMII Interface



CONFIDENTIAL & PROPRIETARY

File KSZ8863RLL Reference Design		
Size	Document Number Device Config/Strap and MII Interface	Rev 1.0
Date:	Thursday, May 10, 2012	Sheet 3 of 4

