

Sample &

Buv



SLVSC79C -JUNE 2014-REVISED JULY 2016

# DRV8801A-Q1 DMOS Full-Bridge Motor Drivers

Technical

Documents

## Features

- **Qualified for Automotive Applications**
- Low ON-Resistance (0.83  $\Omega$ ) Outputs
- Low-Power Sleep Mode
- 100% PWM Supported
- 6.5 to 36-V Operating Supply Voltage Range
- Thermally Enhanced Surface-Mount Package
- **Configurable Overcurrent Limit**
- **Protection Features** 
  - V<sub>BB</sub> Undervoltage Lockout (UVLO)
  - Overcurrent Protection (OCP)
  - Short-to-Supply Protection \_
  - Short-to-Ground Protection
  - Overtemperature Warning (OTW)
  - Overtemperature shutdown (OTS)
  - Overcurrent and Overtemperature Fault Conditions Indicated On Pin (nFAULT)

## 2 Applications

- Automotive Body Systems
- Door Locks
- **HVAC** Actuators
- Piezo Alarm

## 3 Description

Tools &

Software

The DRV8801A-Q1 device provides a versatile motor-driver solution with a full H-bridge driver. The device can drive a brushed DC motor or one winding of a stepper motor, as well as other devices like solenoids. A simple PHASE and ENABLE interface allows easy interfacing to controller circuits.

Support &

Community

20

The output stages use N-channel power MOSFETs configured as an H-bridge. The DRV8801A-Q1 device is capable of peak output currents up to ±2.8 A and operating voltages up to 36 V. An internal charge pump generates required gate drive voltages.

A low-power sleep mode is provided which shuts down internal circuitry to achieve very low guiescent current draw. This sleep mode can be set using a dedicated nSLEEP pin.

Internal protection functions are provided undervoltage lockout, overcurrent protection, short-toprotection, short-to-ground supply protection, overtemperature overtemperature warning, and shutdown. Overcurrent (including short-to-ground and short-to-supply) and overtemperature fault conditions are indicated via an nFAULT pin.

The DRV8801A-Q1 device is packaged in a 16-pin WQFN package with wettable flanks and exposed thermal pad (Eco-friendly: RoHS & no Sb/Br).

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
DRV8801A-Q1	WQFN (16)	4.00 mm × 4.00 mm		

(1) For all available packages, see the orderable addendum at the end of the datasheet.

## Simplified Application Diagram





## Copyright © 2014–2016, Texas Instruments Incorporated

## **Table of Contents**

1	Feat	tures 1
2	Арр	lications 1
3	Des	cription 1
4	Rev	ision History 2
5	Pin	Configuration and Functions 3
6	Spe	cifications 4
	6.1	Absolute Maximum Ratings 4
	6.2	ESD Ratings 4
	6.3	Recommended Operating Conditions 4
	6.4	Thermal Information 5
	6.5	Electrical Characteristics5
	6.6	Dissipation Ratings 6
	6.7	Typical Characteristics 6
7	Deta	ailed Description8
	7.1	Overview
	7.2	Functional Block Diagram8
	7.3	Feature Description9
	7.4	Device Functional Modes 12

8	Арр	lication and Implementation	13
	8.1	Application Information	13
	8.2	Typical Application	13
9	Pow	er Supply Recommendations	15
	9.1	Bulk Capacitance	15
10	Lay	out	16
		Layout Guidelines	
	10.2	Layout Example	16
	10.3	Power Dissipation	16
11	Dev	ice and Documentation Support	17
	11.1	Documentation Support	17
	11.2	Receiving Notification of Documentation Updates	17
	11.3	Community Resources	17
	11.4	Trademarks	17
	11.5	Electrostatic Discharge Caution	
	11.6	Glossary	17
12		hanical, Packaging, And Orderable	
	Info	rmation	17

## **4** Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Cł	Changes from Revision B (June 2016) to Revision C		
•	Changed the T <sub>J</sub> value for some test conditions for the output ON resistance parameter in the <i>Electrical Characteristics</i>	5	
•	Added the Documentation Support, Receiving Notification of Documentation Updates, and Community Resources sections	17	

### Changes from Revision A (September 2014) to Revision B

•	Added TYPE column to the Pin Functions table	3
C	hanges from Original (June 2014) to Revision A	Page
•	Added t <sub>pd</sub> to the Overcurrent Control Timing image	11
•	Updated the Functional Block Diagram	8
•	Added MIN and MAX values for the overcurrent retry time parameter in the Electrical Characteristics table	6
•	Added the UVLO hysteresis parameter in the Electrical Characteristics table	<u>6</u>
•	Changed the value of $T_J$ from 125°C to 25°C in the test condition (source driver, $I_O = -2.8$ A, $V_{BB} = 8$ to 36 V) for t output ON resistance parameter	

•		3
•	Updated the Overcurrent Control Timing image 1	1



# www.ti.com

# Page



## 5 Pin Configuration and Functions



## **Pin Functions**

PIN	PIN		DECODIDITION		
NAME	NO.	TYPE	DESCRIPTION		
CP1	10	—	Charge-pump capacitor 1		
CP2	11	_	Charge-pump capacitor 2		
ENABLE	4	I	Enables OUTA and OUTB drivers		
GND	2	PWR	Ground		
GND	12	FVK	Siduld		
MODE 1	16	I	Mode logic input		
MODE 2	5	I	Mode 2 logic input		
nFAULT	15	OD	Fault open-drain output. A logic low indicates fault a condition		
nSLEEP	3	I	Logic low puts the device in a low-power sleep mode		
OUTA	6	0	DMOS full-bridge output positive. H-Bridge output A		
OUTB	9	0	DMOS full-bridge output negative. H-Bridge output B		
PHASE	1	I	Phase logic input for direction control		
SENSE	7	10	Sense power return		
V <sub>BB</sub>	8 PWR Driver supply voltage		Driver supply voltage		
VCP	13	—	Charge-pump reservoir capacitor pin		
VPROPI	14	0	Winding current proportional voltage output		
Thermal pad		_	Exposed pad for thermal dissipation; connect to GND pins.		

## 6 Specifications

## 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
Power supply voltage <sup>(2)</sup>	V <sub>BB</sub>	-0.3	40	V
Charge pump voltage	VCP, CP1, and CP2	-0.3	V <sub>BB</sub> + 7	V
Digital pin voltage	PHASE, ENABLE, MODE1, MODE2, nSLEEP, nFAULT	-0.3	7	V
V <sub>BB</sub> to OUTx voltage	OUTA and OUTB	-0.3	36	V
OUTx to GND voltage	OUTA and OUTB	-0.3	36	V
Sense pin voltage	SENSE	-0.5	0.5	V
H-bridge output current	OUTA, OUTB, and SENSE		2.8	А
VPROPI pin voltage	VPROPI	-0.3	3.6	V
Maximum junction temperature,	TJ		150	°C
Storage temperature, T <sub>stg</sub>		-40	125	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to network ground terminal.

## 6.2 ESD Ratings

				VALUE	UNIT
V <sub>(ESD)</sub> Electr		Human-body model (HBM), per AEC Q100-002 <sup>(1)</sup>		±2000	
	Electrostatic	ostatic	All pins	±500	V
(ESD)	discharge	Charged-device model (CDM), per AEC Q100-011	Corner pins (1, 4, 5, 8, 9, 12, 13, and 16)	±750	·

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

## 6.3 Recommended Operating Conditions

		MIN	MAX	UNIT
$V_{BB}$	Power supply voltage	6.5	36	V
V <sub>CC</sub>	Logic supply voltage	0	5.5	V
$f_{(PWM)}$	Applied PWM signal (PHASE and ENABLE)	0	100	kHz
I <sub>O</sub>	H-bridge peak output current	0	2.8	А
T <sub>A</sub>	Ambient temperature	-40	125	°C

## 6.4 Thermal Information

		DRV8801A-Q1	
	THERMAL METRIC <sup>(1)</sup>	L METRIC <sup>(1)</sup> RMJ (WQFN) UNIT   16 PINS 16 PINS   esistance 36.8 °C/W   resistance 43.4 °C/W   istance 14.7 °C/W   on parameter 0.7 °C/W   ation parameter 14.7 °C/W	
		16 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	36.8	°C/W
$R_{\theta JCtop}$	Junction-to-case (top) thermal resistance	43.4	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	14.7	°C/W
ΨJT	Junction-to-top characterization parameter	0.7	°C/W
ΨЈВ	Junction-to-board characterization parameter	14.7	°C/W
$R_{\theta JCbot}$	Junction-to-case (bottom) thermal resistance	4.3	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

## 6.5 Electrical Characteristics

 $T_A = 25^{\circ}C$ , over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST C	ONDITIONS	MIN	TYP	MAX	UNIT
POWER S	SUPPLIES (V <sub>BB</sub> )					·	
$V_{BB}$	$V_{BB}$ operating supply voltage			6.5		36	V
		$f_{\rm PWM}$ < 50 kHz	$f_{\rm PWM}$ < 50 kHz		6		
I <sub>BB</sub>	V <sub>BB</sub> operating supply current	Charge pump on, Outputs	disabled		3.2		mA
I <sub>BB(Q)</sub>	V <sub>BB</sub> sleep-mode supply current	$nSLEEP = 0, T_J = 25^{\circ}C$				10	μA
CONTRO	L INPUTS (PHASE, ENABLE, MODE	1, MODE2, nSLEEP)				·	
V <sub>IL</sub>	Input logic low voltage	PHASE, ENABLE,				0.8	V
V <sub>IH</sub>	Input logic high voltage	MODE1, MODE2		2			v
I <sub>IL</sub>	Input logic low current	PHASE, ENABLE,	V <sub>I</sub> = 0.8 V	-20	≤ –2	20	۵
I <sub>IH</sub>	Input logic high current	MODE1, MODE2	V <sub>I</sub> = 2 V		< 1	20	μA
IIL	Input logic low current		V <sub>I</sub> = 0.8 V		16	40	۸
I <sub>IH</sub>	Input logic high current	ENABLE	V <sub>I</sub> = 2 V		40	100	μA
V <sub>IL</sub>	Input logic low voltage					0.8	V
V <sub>IH</sub>	Input logic high voltage			2.7			V
I <sub>IL</sub>	Input logic low current	- nSLEEP	V <sub>I</sub> = 0.8 V		< 1	10	•
I <sub>IH</sub>	Input logic high current		V <sub>I</sub> = 2 V		27	50	μA
CONTRO	L OUTPUTS (nFAULT)						
V <sub>OL</sub>	Output logic low voltage	I <sub>O</sub> = 1 mA				0.4	V
DMOS DF	RIVERS (OUTA, OUTB, SENSE, VPR	OPI)					
		Source driver, $I_0 = -2.8 \text{ A}$ ,	$T_{\rm J}$ = 25°C , $V_{\rm BB}$ = 6.5 to 36 V		0.48		
		Source driver, $I_0 = -2.8 \text{ A}$ , $T_J = 125^{\circ}\text{C}$ , $V_{BB} = 8$ to 36 V			0.74	0.85	
		Source driver, $I_0 = -2.8 \text{ A}$ , $T_J = 125^{\circ}\text{C}$ , $V_{BB} = 6.5 \text{ to } 8 \text{ V}$			0.74	0.9	•
r <sub>DS(on)</sub>	Output ON resistance	Sink driver, $I_0 = 2.8 \text{ A}$ , $T_J = 25^{\circ}\text{C}$ , $V_{BB} = 6.5$ to 36 V			0.35		Ω
		Sink driver, $I_0 = 2.8 \text{ A}$ , $T_J = 125^{\circ}\text{C}$ , $V_{BB} = 8 \text{ to } 36 \text{ V}$			0.52	0.7	
		Sink driver, $I_0 = 2.8 \text{ A}, T_J =$	= 125°C, V <sub>BB</sub> = 6.5 to 8 V		0.52	0.75	
V <sub>(TRIP)</sub>	SENSE trip voltage	R <sub>(SENSE)</sub> between SENSE	and GND	450	500	550	mV
.,	<b>-</b>	Source diode, $I_f = -2.8 \text{ A}$				1.4	
V <sub>f</sub>	Body diode forward voltage	Sink diode, I <sub>f</sub> = 2.8 A				1.4	V
	<b>-</b>	Input edge to source or sin	ik ON		600		
t <sub>pd</sub>	Propagation delay time	Input edge to source or sink OFF			100		ns
t <sub>COD</sub>	Crossover delay				500		ns
-	<b>D</b> <sup>1</sup> / <sub>1</sub>	V <sub>BB</sub> = 8 to 36 V; SENSE =	0.1 to 0.4 V	4.8	5	5.2	V/V
G <sub>D(a)</sub>	Differential amplifier gain	V <sub>BB</sub> = 6.5 to 8 V; SENSE =	= 0.1 to 0.3 V	4.8		5.2	V/V
PROTECT	TION CIRCUITS	•	I				

Copyright © 2014–2016, Texas Instruments Incorporated

## **Electrical Characteristics (continued)**

$T_A = 25^{\circ}C$ , over recommended operating conditions (unless otherwise noted)	T <sub>4</sub> = 25°C,	over recommended	operating conditions	(unless otherwise noted)
--	------------------------	------------------	----------------------	--------------------------

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VUV	UVLO threshold	V <sub>BB</sub> increasing		5.5	6.4	V
VOV OVLO Infestiola	OVEO Infestiold	V <sub>BB</sub> decreasing			5.7	v
	UVLO hysteresis		500		850	mV
I <sub>(OCP)</sub> Overcurrent protection trip leve	Overeument protection trip level	$V_{BB} = 8$ to 36 V	3			А
	Overcurrent protection trip level	$V_{BB} = 6.5 \text{ to } 8 \text{ V}$	2.8			А
t <sub>(DEG)</sub>	Overcurrent deglitch time			3		μs
t <sub>(OCP)</sub>	Overcurrent retry time		0.5	1.2	3	ms
T <sub>(OTW)</sub>	Thermal warning temperature	Die temperature T <sub>J</sub>		160		°C
T <sub>hys(OTW)</sub>	Thermal warning hysteresis	Die temperature T <sub>J</sub>		15		°C
T <sub>(OTS)</sub>	Thermal shutdown temperature	Die temperature T <sub>J</sub>		175		°C
T <sub>hys(OTS)</sub>	Thermal shutdown hysteresis	Die temperature T <sub>J</sub>		15		°C

## 6.6 Dissipation Ratings

PACKAGE	R <sub>0JA</sub>	T <sub>A</sub> = 25°C POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C		
RMJ	36.8	3 W	27 mW/C		

## 6.7 Typical Characteristics





## **Typical Characteristics (continued)**



TEXAS INSTRUMENTS

www.ti.com

## 7 Detailed Description

## 7.1 Overview

The DRV8801A-Q1 device is an integrated motor driver solutions for brushed-DC motors. The device integrates a DMOS H-bridge and current sense and protection circuitry. The device can be powered with a supply voltage between 6.5 V and 36 V, and is capable of providing an output current up to 2.8-A peak.

A simple PHASE and ENABLE interface allows control of the motor speed and direction.

A shunt amplifier output is provided for accurate current measurements by the system controller. The VPROPI pin outputs a voltage that is five-times the voltage seen at the SENSE pin.

A low-power sleep mode is included which allows the system to save power when not driving the motor.

### 7.2 Functional Block Diagram





### 7.3 Feature Description

### 7.3.1 Power Supervisor

The control input, nSLEEP, is used to minimize power consumption when the DRV8801A-Q1 device is not in use. The nSLEEP input disables much of the internal circuitry, including the internal voltage rails and charge pump. nSLEEP is asserted logic low. A logic high on this input pin results in normal operation. When switching from low to high, the user should allow a 1-ms delay before applying PWM signals. This time is needed for the charge pump to stabilize.

## 7.3.2 Bridge Control

The following table shows the logic for the DRV8801A-Q1:

nSLEEP	PHASE	ENABLE	MODE1	MODE2	OUTA	OUTB	OPERATION
0	Х	Х	Х	Х	Z	Z	Sleep mode
1	0	1	Х	Х	L	Н	Reverse
1	1	1	Х	Х	Н	L	Forward
1	0	0	0	Х	Н	L	Fast decay
1	1	0	0	Х	L	Н	Fast decay
1	х	0	1	0	L	L	Low-side Slow decay
1	Х	0	1	1	Н	Н	High-side Slow decay

To prevent reversal of current during fast-decay synchronous rectification, outputs go to the high impedance state as the current approaches 0 A.

The path of current flow for each of the states in the above logic table is shown in Figure 4.

### 7.3.2.1 MODE 1

Input MODE 1 is used to toggle between fast-decay mode and slow-decay mode. A logic high puts the device in slow-decay mode.

### 7.3.2.2 MODE 2

MODE 2 is used to select which set of drivers (high side versus low side) is used during the slow-decay recirculation. MODE 2 is meaningful only when MODE 1 is asserted high. A logic high on MODE 2 has current recirculation through the high-side drivers. A logic low has current recirculation through the low-side drivers.

### 7.3.3 Fast Decay with Synchronous Rectification

This decay mode is equivalent to a phase change where the FETs opposite of the driving FETs are switched on (2 in Figure 4). When in fast decay, the motor current is not allowed to go negative because this would cause a change in direction. Instead, as the current approaches zero, the drivers turn off. See the *Power Dissipation* section for an equation to calculate power.

### 7.3.4 Slow Decay with Synchronous Rectification (Brake Mode)

In slow-decay mode, both low-side and high-side drivers turn on, allowing the current to circulate through the low-side and high-side body diodes of the H-bridge and the load (3 and 4 in Figure 4). See the *Power Dissipation* section for equations to calculate power for both high-side and low-side slow decay.





Figure 4. H-Bridge Operation Modes

## 7.3.5 Charge Pump

The charge pump is used to generate a supply above  $V_{BB}$  to drive the source-side DMOS gates. A  $0.1\mathcar{\mu}F$  ceramic monolithic capacitor should be connected between CP1 and CP2 for pumping purposes. A  $0.1\mathcar{\mu}F$  ceramic monolithic capacitor should be connected between VCP and  $V_{BB}$  to act as a reservoir to run the high-side DMOS devices.

### 7.3.6 SENSE

A low-value resistor can be placed between the SENSE pin and ground for current-sensing purposes. To minimize ground-trace IR drops in sensing the output current level, the current-sensing resistor should have an independent ground return to the star ground point. This trace should be as short as possible. For low-value sense resistors, the IR drops in the PCB can be significant, and should be taken into account.

To set a manual overcurrent trip threshold, place a resistor between the SENSE pin and GND. When the SENSE pin rises above 500 mV, the H-bridge output is disabled (hi-Z). The device automatically retries with a period of  $t_{(OCP)}$ .

The overcurrent trip threshold can be calculated using Equation 1.

$$I_{(trip)} = 500 \text{ mV/R}$$

(1)

The overcurrent trip level selected cannot be greater than I<sub>(OCP)</sub>.





Figure 5. Overcurrent Control Timing

## 7.3.7 VPROPI

The VPROPI output is equal to approximately five times the voltage present on the SENSE pin. VPROPI is meaningful only if there is a resistor connected to the SENSE pin. If the SENSE pin is connected to ground, VPROPI measures 0 V. Also note that during slow decay (brake), VPROPI measures 0 V. VPROPI can output a maximum of 2.5 V, because at 500 mV on SENSE, the H-bridge is disabled.

### 7.3.8 Protection Circuits

The DRV8801A-Q1 device is fully protected against  $V_{BB}$  undervoltage, overcurrent, and overtemperature events.

FAULT	ERROR REPORT	H-BRIDGE	CHARGE PUMP	RECOVERY
V <sub>BB</sub> undervoltage (UVLO)	No error report – nFAULT is hi-Z	Disabled	Shut Down	V <sub>BB</sub> > VUVLO RISING
Overcurrent (OCP)	nFAULT pulled low	Disabled	Operating	Retry time, t <sub>(OCP)</sub>
Overtemperature Warning (OTW)	nFAULT pulled low	Enabled	Operating	$T_{\rm J} < T_{\rm (OTW)} - T_{\rm hys(OTW)}$
Overtemperature Shutdown (OTS)	nFAULT remains pulled low (set during OTW)	Disabled	Shut Down	$T_{\rm J} < T_{\rm (OTS)} - T_{\rm hys(OTS)}$

## 7.3.8.1 V<sub>BB</sub> Undervoltage Lockout (UVLO)

If at any time the voltage on the  $V_{BB}$  pin falls below the undervoltage lockout threshold voltage, all FETs in the Hbridge are disabled and the charge pump is disabled. The nFAULT pin does not report the UVLO fault condition and remains hi-Z. Operation resumes when  $V_{BB}$  rises above the UVLO threshold.

#### DRV8801A-Q1

SLVSC79C – JUNE 2014 – REVISED JULY 2016



www.ti.com

### 7.3.8.2 Overcurrent Protection (OCP)

The current flowing through the high-side and low-side drivers is monitored to ensure that the motor lead is not shorted to supply or ground. If a short is detected, all FETs in the H-bridge are disabled, nFAULT is driven low, and a  $t_{(OCP)}$  fault timer is started. After this period,  $t_{(OCP)}$ , the device is then allowed to follow the input commands and another turn-on is attempted (nFAULT releases during this attempt). If there is still a fault condition, the cycle repeats. If the short condition is not present after  $t_{(OCP)}$  expires, normal operation resumes and nFAULT is released.

## 7.3.8.3 Overtemperature Warning (OTW)

If the die temperature increases past the thermal warning threshold the nFAULT pin is driven low. When the die temperature has fallen below the hysteresis level, the nFAULT pin is released. If the die temperature continues to increase, the device enters overtemperature shutdown as described in the *Overtemperature Shutdown (OTS)* section.

### 7.3.8.4 Overtemperature Shutdown (OTS)

If the die temperature exceeds the thermal shutdown temperature, all FETs in the H-bridge are disabled and the charge pump shuts down. The nFAULT pin remains pulled low during this fault condition. When the die temperature falls below the hysteresis threshold, operation automatically resumes.

## 7.4 Device Functional Modes

The DRV8801A-Q1 device is active unless the nSLEEP pin is brought logic low. In sleep mode the charge pump is disabled and the H-bridge FETs are disabled hi-Z. The DRV8801A-Q1 device is brought out of sleep mode automatically if nSLEEP is brought logic high.



## 8 Application and Implementation

## 8.1 Application Information

The DRV8801A-Q1 device is used in medium voltage brushed-DC motor control applications.

## 8.2 Typical Application



Figure 6. Typical Application Diagram

## Typical Application (continued)

## 8.2.1 Design Requirements

The example supply voltage for this design is  $V_{BB}$  = 18 V.

## 8.2.2 Detailed Design Procedure

## 8.2.2.1 Drive Current

This current path is through the high-side sourcing DMOS driver, motor winding, and low-side sinking DMOS driver. Power dissipation I<sup>2</sup>R loses in one source and one sink DMOS driver, as shown in Equation 2.

$$P_{D} = I^{2}(r_{DS(on)Source} + r_{DS(on)Sink})$$

## 8.2.2.2 Slow-Decay SR (Brake Mode)

In slow-decay mode, both low-side sinking drivers turn on, allowing the current to circulate through the low side of the H-bridge (two sink drivers) and the load. Power dissipation I<sup>2</sup>R loses in the two sink DMOS drivers as shown in Equation 3

$$P_{\rm D} = I^2 (2 \times r_{\rm DS(on)Sink}) \tag{3}$$

## 8.2.3 Application Curves



(2)



## 9 Power Supply Recommendations

The DRV8801A-Q1 device is designed to operate from an input-voltage supply ( $V_{BB}$ ) range between 6.5 V and 36 V. One 0.1-µF ceramic capacitor rated for  $V_{BB}$  must be placed as close as possible to the  $V_{BB}$  pin. In addition to the local decoupling caps, additional bulk capacitance is required and must be sized accordingly to the application requirements.

## 9.1 Bulk Capacitance

Bulk capacitance sizing is an important factor in motor drive system design. This sizing is dependent on a variety of factors including:

- Type of power supply
- Acceptable supply voltage ripple
- Parasitic inductance in the power supply wiring
- Type of motor (brushed DC, brushless DC, stepper)
- Motor startup current
- Motor braking method

The inductance between the power supply and motor drive system will limit the rate current can change from the power supply. If the local bulk capacitance is too small, the system will respond to excessive current demands or dumps from the motor with a change in voltage. Size the bulk capacitance to meet acceptable voltage ripple levels.

The data sheet generally provides a recommended value but system-level testing is required to determine the appropriate sized bulk capacitor.



Figure 9. Bulk Capacitance

## 10 Layout

## 10.1 Layout Guidelines

The printed circuit board (PCB) should use a heavy ground plane. For optimum electrical and thermal performance, the DRV8801A-Q1 device must be soldered directly onto the board. On the bottom side of the DRV8801A-Q1 device is a thermal pad, which provides a path for enhanced thermal dissipation. The thermal pad should be soldered directly to an exposed surface on the PCB. Thermal vias are used to transfer heat to other layers of the PCB. For more information on this technique, refer to *QFN/SON PCB Attachment*.

The load supply pin,  $V_{BB}$ , should be decoupled with an electrolytic capacitor (typically 100  $\mu$ F) in parallel with a ceramic capacitor placed as close as possible to the device. In order to minimize lead inductance, the ceramic capacitors between the VCP and  $V_{BB}$  pins, connected to the REG pin, and the capacitors between the CP1 and CP2 pins should be as close to the pins of the device as possible.

## 10.2 Layout Example



Figure 10. DRV8801A-Q1 Layout

## **10.3** Power Dissipation

First-order approximation of power dissipation in the DRV8801A-Q1 device can be calculated by examining the power dissipation in the full-bridge during each of the operation modes. The DRV8801A-Q1 device uses synchronous rectification. During the decay cycle, the body diode is shorted by the low-r<sub>DS(on)</sub> driver, which in turn reduces power dissipation in the full-bridge. In order to prevent shoot through (high-side and low-side drivers on the same side are ON at the same time), the DRV8801A-Q1 device implements a 500-ns typical crossover delay time. During this period, the body diode in the decay current path conducts the current until the DMOS driver turns on. High-current and high-ambient-temperature applications should take this into consideration. In addition, motor parameters and switching losses can add power dissipation that could affect critical applications.



## 11 Device and Documentation Support

## **11.1 Documentation Support**

### 11.1.1 Related Documentation

For related documentation, see the following: QFN/SON PCB Attachment

## **11.2 Receiving Notification of Documentation Updates**

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

## **11.3 Community Resources**

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E<sup>™</sup> Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support TI's Design Support** Quickly find helpful E2E forums along with design support tools and contact information for technical support.

### 11.4 Trademarks

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

### 11.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 11.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 12 Mechanical, Packaging, And Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



6-Feb-2020

## PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
DRV8801AQRMJRQ1	ACTIVE	WQFN	RMJ	16	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-3-260C-168 HR	-40 to 125	DRV8801 ARMJQ1	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

## TAPE AND REEL INFORMATION





## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal
-----------------------------

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DRV8801AQRMJRQ1	WQFN	RMJ	16	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

6-Jul-2016



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DRV8801AQRMJRQ1	WQFN	RMJ	16	3000	367.0	367.0	35.0

## **MECHANICAL DATA**



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Quad Flatpack, No-leads (QFN) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.



## RMJ (S-PWQFN-N16)

## PLASTIC QUAD FLATPACK NO-LEAD

### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



### NOTE: All linear dimensions are in millimeters



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated