

## 3-A WIDE-INPUT-RANGE STEP-DOWN SWIFT™ CONVERTER

### FEATURES

- **Wide Input Voltage Range: 5.5 V to 36 V**
- **Up to 3-A Continuous (4-A Peak) Output Current**
- **High Efficiency up to 95% Enabled by 110-mΩ Integrated MOSFET Switch**
- **Wide Output Voltage Range: Adjustable Down to 1.22 V With 1.5% Initial Accuracy**
- **Internal Compensation Minimizes External Parts Count**
- **Fixed 500-kHz Switching Frequency for Small Filter Size**
- **Improved Line Regulation and Transient Response by Input Voltage Feed Forward**
- **System Protected by Overcurrent Limiting, Overvoltage Protection, and Thermal Shutdown**
- **–55°C to 125°C Operating Junction Temperature Range**
- **Available in Small Thermally Enhanced 8-Pin SOIC PowerPAD™ Package**
- **For SWIFT™ Documentation, Application Notes, and Design Software, See the TI Website at [www.ti.com/swift](http://www.ti.com/swift)**

### SUPPORTS DEFENSE, AEROSPACE, AND MEDICAL APPLICATIONS

- **Controlled Baseline**
- **One Assembly/Test Site**
- **One Fabrication Site**
- **Available in Military (–55°C/125°C) Temperature Range<sup>(1)</sup>**
- **Extended Product Life Cycle**
- **Extended Product-Change Notification**
- **Product Traceability**

### APPLICATIONS

- **Industrial and Car Audio Power Supplies**
- **Battery Chargers, High-Power LED Supplies**
- **12-V/24-V Distributed Power Systems**

(1) Additional temperature ranges are available - contact factory

### DESCRIPTION

As a member of the SWIFT™ family of dc/dc regulators, the TPS5430 is a high-output-current pulse-width modulation (PWM) converter that integrates a low-resistance high-side N-channel MOSFET. Included on the substrate with the listed features are a high-performance voltage error amplifier that provides tight voltage regulation accuracy under transient conditions, an undervoltage lockout (UVLO) circuit to prevent start-up until the input voltage reaches 5.5 V, an internally set slow-start circuit to limit inrush currents, and a voltage feed-forward circuit to improve the transient response. Using the enable (ENA) pin, shutdown supply current is reduced to 18 μA typically. Other features include an active-high enable, overcurrent limiting, overvoltage protection (OVP) and thermal shutdown. To reduce design complexity and external component count, the TPS5430 feedback loop is internally compensated. The TPS5430 regulates a wide variety of power sources including 24-V buses.


The TPS5430 device is available in a thermally enhanced, easy-to-use 8-pin SOIC PowerPAD™ package. TI provides evaluation modules and the SWIFT Designer software tool to aid in quickly achieving high-performance power supply designs to meet aggressive equipment development cycles.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD, SWIFT are trademarks of Texas Instruments.

Simplified Schematic



Efficiency vs Output Current



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ORDERING INFORMATION<sup>(1)</sup>

T <sub>J</sub>	INPUT VOLTAGE	OUTPUT VOLTAGE	PACKAGE <sup>(2)</sup>	PART NUMBER
-55°C to 125°C	5.5 V to 36 V	Adjustable to 1.22 V	Thermally-enhanced SOIC (DDA)	TPS5430MDDAREP

- (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at [www.ti.com](http://www.ti.com).
- (2) Package drawings, thermal data, and symbolization are available at [www.ti.com/packaging](http://www.ti.com/packaging).

ABSOLUTE MAXIMUM RATINGS<sup>(1) (2)</sup>

over operating free-air temperature range (unless otherwise noted)

V <sub>I</sub>	Input voltage range	VIN	-0.3 V to 40 V <sup>(3)</sup>
		BOOT	-0.3 V to 50 V
		PH (steady state)	-0.6 V to 40 V <sup>(3)</sup>
		ENA	-0.3 V to 7 V
		BOOT-PH	10 V
		VSENSE	-0.3 V to 3 V
		PH (transient < 10 ns)	-1.2 V
I <sub>O</sub>	Source current	PH	Internally Limited
I <sub>lkg</sub>	Leakage current	PH	10 μA
T <sub>J</sub>	Operating virtual-junction temperature range		-55°C to 150°C
T <sub>stg</sub>	Storage temperature range		-65°C to 150°C

- (1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values are with respect to network ground terminal.
- (3) Approaching the absolute maximum rating for the VIN pin may cause the voltage on the PH pin to exceed the absolute maximum rating.

**DISSIPATION RATINGS<sup>(1) (2)</sup>**

PACKAGE	THERMAL IMPEDANCE JUNCTION-TO-AMBIENT
8-pin DDA (2-layer board with solder) <sup>(3)</sup>	33°C/W
8-pin DDA (4-layer board with solder) <sup>(4)</sup>	26°C/W

- (1) Maximum power dissipation may be limited by overcurrent protection.
- (2) Power rating at a specific ambient temperature  $T_A$  should be determined with a junction temperature of 125°C. This is the point where distortion starts to substantially increase. Thermal management of the final PCB should strive to keep the junction temperature at or below 125°C for best performance and long-term reliability. See *Thermal Calculations* in applications section of this data sheet for more information.
- (3) Test board conditions:
- 3 in × 3 in, two layers, thickness: 0.062 in
  - 2-oz copper traces located on the top and bottom of the PCB
  - Six thermal vias in the thermal pad area under the device package
- (4) Test board conditions:
- 3 in × 3 in, four layers, thickness: 0.062 in
  - 2-oz copper traces located on the top and bottom of the PCB
  - 2-oz copper ground planes on the two internal layers
  - Six thermal vias in the thermal pad area under the device package

**RECOMMENDED OPERATING CONDITIONS**


		MIN	MAX	UNIT
$V_{IN}$	Input voltage	5.5	36	V
$T_J$	Operating junction temperature	-55	125	°C

## ELECTRICAL CHARACTERISTICS

$T_J = -55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ ,  $V_{IN} = 12\text{ V}$  (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>Supply Voltage (VIN Pin)</b>						
$I_Q$	Quiescent current	$V_{SENSE} = 2\text{ V}$ , Not switching, PH pin open		3	4.4	mA
		Shutdown, $ENA = 0\text{ V}$		18	50	$\mu\text{A}$
<b>Undervoltage Lockout (UVLO)</b>						
	Start threshold voltage, UVLO			5.3		V
	Hysteresis voltage, UVLO			330		mV
<b>Voltage Reference</b>						
	Voltage reference accuracy	$T_J = 25^{\circ}\text{C}$ , $I_O = 0\text{ A}$ to $3\text{ A}$	1.202	1.221	1.239	V
		$T_J = \text{Full Temp Range}$ , $I_O = 0\text{ A}$ to $3\text{ A}$	1.196	1.221	1.245	
<b>Oscillator</b>						
	Internally set free-running frequency		400	500	600	kHz
	Minimum controllable on time			150	200	ns
	Maximum duty cycle		87	89		%
<b>Enable (ENA Pin)</b>						
	Start threshold voltage, ENA				1.3	V
	Stop threshold voltage, ENA		0.5			V
	Hysteresis voltage, ENA			450		mV
	Internal slow-start time (0~100%)		5.4	8	10	ms
<b>Current Limit</b>						
	Current limit		4	5	8.5	A
	Current-limit hiccup time		13	16	21	ms
<b>Thermal Shutdown</b>						
	Thermal shutdown trip point		135	162		$^{\circ}\text{C}$
	Thermal shutdown hysteresis			14		$^{\circ}\text{C}$
<b>Output MOSFET</b>						
$r_{DS(on)}$	High-side power MOSFET switch	$V_{IN} = 5.5\text{ V}$		150		m $\Omega$
				110	230	

**PIN ASSIGNMENTS**



**TERMINAL FUNCTIONS**

TERMINAL		DESCRIPTION
NAME	NO.	
BOOT	1	Boost capacitor for the high-side FET gate driver. Connect 0.01- $\mu$ F low ESR capacitor from BOOT pin to PH pin.
NC	2, 3	Not connected internally
VSENSE	4	Feedback voltage for the regulator. Connect to output voltage divider.
ENA	5	On/off control. Below 0.5 V, the device stops switching. Float the pin to enable.
GND	6	Ground. Connect to thermal pad.
VIN	7	Input supply voltage. Bypass VIN pin to GND pin close to device package with a high-quality low-ESR ceramic capacitor.
PH	8	Source of the high side power MOSFET. Connected to external inductor and diode.
PowerPAD	9	GND pin must be connected to the exposed pad for proper operation.

TYPICAL CHARACTERISTICS




Figure 1.




Figure 2.




Figure 3.




Figure 4.




Figure 5.






Figure 6.

**TYPICAL CHARACTERISTICS (continued)**




**Figure 7.**



**Figure 8.**

APPLICATION INFORMATION

FUNCTIONAL BLOCK DIAGRAM



DETAILED DESCRIPTION

Oscillator Frequency

The internal free running oscillator sets the PWM switching frequency at 500 kHz. The 500-kHz switching frequency allows less output inductance for the same output ripple requirement resulting in a smaller output inductor.

Voltage Reference

The voltage reference system produces a precision reference signal by scaling the output of a temperature stable bandgap circuit. The bandgap and scaling circuits are trimmed during production testing to an output of 1.221 V at room temperature.

Enable (ENA) and Internal Slow Start

The ENA pin provides electrical on/off control of the regulator. Once ENA voltage exceeds the threshold voltage, the regulator starts operation and the internal slow start begins to ramp. If ENA voltage is pulled below the threshold voltage, the regulator stops switching and the internal slow start resets. Connecting the pin to ground or to any voltage less than 0.5 V disables the regulator and activates the shutdown mode. The quiescent current of the TPS5430 in shutdown mode is typically 18 µA.

ENA has an internal pullup current source, allowing the user to float the ENA pin. If an application requires controlling ENA, use open-drain or open-collector output logic to interface with the pin. To limit the start-up inrush current, an internal slow-start circuit is used to ramp up the reference voltage from 0 V to its final value, linearly. The internal slow start time is 8 ms typically.

### Undervoltage Lockout (UVLO)

The TPS5430 incorporates a UVLO circuit to keep the device disabled when VIN (the input voltage) is below the UVLO start voltage threshold. During power up, internal circuits are held inactive and the internal slow start is grounded until VIN exceeds the UVLO start threshold voltage. Once the UVLO start threshold voltage is reached, the internal slow start is released and device start-up begins. The device operates until VIN falls below the UVLO stop threshold voltage. The typical hysteresis in the UVLO comparator is 330 mV.

### Boost Capacitor (BOOT)

Connect a 0.01-μF low-ESR ceramic capacitor between the BOOT pin and PH pin. This capacitor provides the gate drive voltage for the high-side MOSFET. X7R or X5R grade dielectrics are recommended due to their stable values over temperature.

### Output Feedback (VSENSE) and Internal Compensation

The output voltage of the regulator is set by feeding back the center point voltage of an external resistor divider network to the VSENSE pin. In steady-state operation, VSENSE voltage should be equal to the voltage reference, 1.221 V.

The TPS5430 implements internal compensation to simplify the regulator design. Since the TPS5430 uses voltage-mode control, a type-3 compensation network has been designed on chip to provide a high crossover frequency and a high phase margin for good stability. See *Internal Compensation Network* in the *Advanced Information* section for more details.

### Voltage Feed Forward

The internal voltage feed forward provides a constant dc power stage gain despite any variations with the input voltage. This greatly simplifies the stability analysis and improves the transient response. Voltage feed forward varies the peak ramp voltage inversely with the input voltage so that the modulator and power stage gain are constant at the feed forward gain, i.e.:

$$\text{Feed Forward Gain} = \frac{V_{IN}}{\text{Ramp}_{pk-pk}} \quad (1)$$

The typical feed-forward gain of the TPS5430 is 25.

### Pulse-Width Modulation (PWM) Control

The regulator employs a fixed-frequency PWM control method. First, the feedback voltage (VSENSE pin voltage) is compared to the constant voltage reference by the high-gain error amplifier and compensation network to produce an error voltage. Then, the error voltage is compared to the ramp voltage by the PWM comparator. In this way, the error voltage magnitude is converted to a pulse width, which is the duty cycle. Finally, the PWM output is fed into the gate-drive circuit to control the on time of the high-side MOSFET.

### Overcurrent Limiting

Overcurrent limiting is implemented by sensing the drain-to-source voltage across the high-side MOSFET. The drain-to-source voltage is then compared to a voltage level representing the overcurrent threshold limit. If the drain-to-source voltage exceeds the overcurrent threshold limit, the overcurrent indicator is set true. The system ignores the overcurrent indicator for the leading-edge blanking time at the beginning of each cycle to avoid any turn-on noise glitches.

Once overcurrent indicator is set true, overcurrent limiting is triggered. The high-side MOSFET is turned off for the rest of the cycle after a propagation delay. The overcurrent limiting mode is called cycle-by-cycle current limiting.

Sometimes under serious overload conditions such as short-circuit, the overcurrent runaway may still happen when using cycle-by-cycle current limiting. A second mode of current limiting is used, i.e., hiccup mode overcurrent limiting. During hiccup mode overcurrent limiting, the voltage reference is grounded and the high-side MOSFET is turned off for the hiccup time. Once the hiccup time duration is complete, the regulator restarts under control of the slow-start circuit.

### Overvoltage Protection (OVP)

The TPS5430 has an OVP circuit to minimize voltage overshoot when recovering from output fault conditions. The OVP circuit includes an overvoltage comparator to compare the VSENSE pin voltage and a threshold of  $112.5\% \times VREF$ . Once VSENSE voltage is higher than the threshold, the high-side MOSFET is forced off. When VSENSE voltage drops lower than the threshold, the high-side MOSFET is enabled again.

### Thermal Shutdown

The TPS5430 protects itself from overheating with an internal thermal shutdown circuit. If the junction temperature exceeds the thermal shutdown trip point, the voltage reference is grounded and the high-side MOSFET is turned off. The part is restarted under control of the slow-start circuit automatically when the junction temperature drops  $14^{\circ}\text{C}$  below the thermal shutdown trip point.

### PCB Layout

Connect a low-ESR ceramic bypass capacitor to the VIN pin. Care should be taken to minimize the loop area formed by the bypass capacitor connections, the VIN pin, and the ground pin. The best way to do this is to extend the top side ground area from under the device adjacent to the VIN trace, and place the bypass capacitor as close as possible to the VIN pin. The minimum recommended bypass capacitance is  $4.7\text{-}\mu\text{F}$  ceramic with a X5R or X7R dielectric.

There should be a ground area on the top layer directly underneath the IC, with an exposed area for connection to the thermal pad. Use vias to connect this ground area to any internal ground planes. Use additional vias at the ground side of the input and output filter capacitors as well. The GND pin should be tied to the PCB ground by connecting it to the ground area under the device as shown in [Figure 9](#).

The PH pin should be routed to the output inductor, catch diode and boot capacitor. Since the PH connection is the switching node, the inductor should be located very close to PH and the area of the PCB conductor minimized to prevent excessive capacitive coupling. The catch diode should also be placed close to the device to minimize the output current loop area. Connect the boot capacitor between the phase node and the BOOT pin as shown. Keep the boot capacitor close to the IC and minimize the conductor trace lengths. The component placements and connections shown work well, but other connection routings may also be effective.

Connect the output filter capacitor(s) as shown between the VOUT trace and GND. It is important to keep the loop formed by PH,  $L_{OUT}$ ,  $C_{OUT}$ , and GND as small as is practical.

Connect the VOUT trace to the VSENSE pin using the resistor divider network to set the output voltage. Do not route this trace too close to the PH trace. Due to the size of the IC package and the device pin-out, the trace may need to be routed under the output capacitor. Alternately, the routing may be done on an alternate layer if a trace under the output capacitor is not desired.

If using the grounding scheme shown in [Figure 9](#), use a via connection to a different layer to route to the ENA pin.





Figure 9. Design Layout



All dimensions in inches

Figure 10. TPS5430 Land Pattern

**Application Circuits**

Figure 11 shows the schematic for a typical TPS5430 application. The TPS5430 can provide up to 3-A output current at a nominal output voltage of 5 V. For proper thermal performance, the exposed thermal pad underneath the device must be soldered down to the printed circuit board.




Figure 11. Application Circuit, 12 V to 5 V

**Design Procedure**

The following design procedure can be used to select component values for the TPS5430. Alternately, the SWIFT Designer Software may be used to generate a complete design. The SWIFT Designer Software uses an iterative design procedure and accesses a comprehensive database of components when generating a design. This section presents a simplified discussion of the design process.

To begin the design process, a few parameters must be decided upon. The designer needs to know the following:

- Input voltage range
- Output voltage
- Input ripple voltage
- Output ripple voltage
- Output current rating
- Operating frequency

### **Design Parameters**

For this design example, use the following as the input parameters:

DESIGN PARAMETER <sup>(1)</sup>	EXAMPLE VALUE
Input voltage range	10.8 V to 19.8 V
Output voltage	5 V
Input ripple voltage	300 mV
Output ripple voltage	30 mV
Output current rating	3 A
Operating frequency	500 kHz

(1) As an additional constraint, the design is set up to be small size and low component height.

### **Switching Frequency**

The switching frequency for the TPS5430 is internally set to 500 kHz. It is not possible to adjust the switching frequency.

### **Input Capacitors**

The TPS5430 requires an input decoupling capacitor and, depending on the application, a bulk input capacitor. The recommended value for the decoupling capacitor, C<sub>1</sub>, is 10 μF. A high-quality ceramic type X5R or X7R is required. For some applications, a smaller-value decoupling capacitor may be used, so long as the input voltage and current ripple ratings are not exceeded. The voltage rating must be greater than the maximum input voltage, including ripple.

This input ripple voltage can be approximated by [Equation 2](#) :

$$\Delta V_{IN} = \frac{I_{OUT(MAX)} \times 0.25}{C_{BULK} \times f_{sw}} + (I_{OUT(MAX)} \times ESR_{MAX}) \quad (2)$$

Where I<sub>OUT(MAX)</sub> is the maximum load current, f<sub>SW</sub> is the switching frequency, C<sub>IN</sub> is the input capacitor value, and ESR<sub>MAX</sub> is the maximum series resistance of the input capacitor.

The maximum RMS ripple current also needs to be checked. For worst-case conditions, this can be approximated by [Equation 3](#) :

$$I_{CIN} = \frac{I_{OUT(MAX)}}{2} \quad (3)$$

In this case, the input ripple voltage would be 156 mV and the RMS ripple current would be 1.5 A. The maximum voltage across the input capacitors would be V<sub>IN</sub> max plus delta V<sub>IN</sub>/2. The chosen input decoupling capacitor is rated for 25 V and the ripple current capacity is greater than 3 A, providing ample margin. It is very important that the maximum ratings for voltage and current are not exceeded under any circumstance.

Additionally some bulk capacitance may be needed, especially if the TPS5430 circuit is not located within approximately 2 inches from the input voltage source. The value for this capacitor is not critical, but it also should be rated to handle the maximum input voltage including ripple voltage and should filter the output so that input ripple voltage is acceptable.

### Output Filter Components

Two components must be selected for the output filter, L1 and C2. Because the TPS5430 is an internally compensated device, a limited range of filter component types and values can be supported.

#### Inductor Selection

To calculate the minimum value of the output inductor, use [Equation 4](#):

$$L_{\text{MIN}} = \frac{V_{\text{OUT(MAX)}} \times (V_{\text{IN(MAX)}} - V_{\text{OUT}})}{V_{\text{IN(max)}} \times K_{\text{IND}} \times I_{\text{OUT}} \times F_{\text{SW}}} \quad (4)$$

$K_{\text{IND}}$  is a coefficient that represents the amount of inductor ripple current relative to the maximum output current. Three things need to be considered when determining the amount of ripple current in the inductor: the peak-to-peak ripple current affects the output ripple voltage amplitude, the ripple current affects the peak switch current and the amount of ripple current determines at what point the circuit becomes discontinuous. For designs using the TPS5430,  $K_{\text{IND}}$  of 0.2 to 0.3 yields good results. Low output ripple voltages can be obtained when paired with the proper output capacitor, the peak switch current will be well below the current limit set point and relatively low load currents can be sourced before discontinuous operation.

For this design example use  $K_{\text{IND}} = 0.2$  and the minimum inductor value is calculated to be 12.5  $\mu\text{H}$ . The next highest standard value is 15  $\mu\text{H}$ , which is used in this design.

For the output filter inductor it is important that the RMS current and saturation current ratings not be exceeded. The RMS inductor current can be found from [Equation 5](#):

$$I_{\text{L(RMS)}} = \sqrt{I_{\text{OUT(MAX)}}^2 + \frac{1}{12} \times \left( \frac{V_{\text{OUT}} \times (V_{\text{IN(MAX)}} - V_{\text{OUT}})}{V_{\text{IN(MAX)}} \times L_{\text{OUT}} \times F_{\text{SW}} \times 0.8} \right)^2} \quad (5)$$

and the peak inductor current can be determined with [Equation 6](#):

$$I_{\text{L(PK)}} = I_{\text{OUT(MAX)}} + \frac{V_{\text{OUT}} \times (V_{\text{IN(MAX)}} - V_{\text{OUT}})}{1.6 \times V_{\text{IN(MAX)}} \times L_{\text{OUT}} \times F_{\text{SW}}} \quad (6)$$

For this design, the RMS inductor current is 3.003 A, and the peak inductor current is 3.31 A. The chosen inductor is a Sumida CDRH104R-150 15  $\mu\text{H}$ . It has a saturation current rating of 3.4 A and a RMS current rating of 3.6 A, easily meeting these requirements. A lesser rated inductor could be used, however this device was chosen because of its low profile component height. In general, inductor values for use with the TPS5430 are in the range of 10  $\mu\text{H}$  to 100  $\mu\text{H}$ .

#### Capacitor Selection

The important design factors for the output capacitor are dc voltage rating, ripple current rating, and equivalent series resistance (ESR). The dc voltage and ripple current ratings cannot be exceeded. The ESR is important because, along with the inductor ripple current, it determines the amount of output ripple voltage. The actual value of the output capacitor is not critical, but some practical limits do exist. Consider the relationship between the desired closed-loop crossover frequency of the design and LC corner frequency of the output filter. Due to the design of the internal compensation, it is desirable to keep the closed-loop crossover frequency in the range 3 kHz to 30 kHz, as this frequency range has adequate phase boost to allow for stable operation. For this design example, it is assumed that the intended closed loop crossover frequency is between 2590 Hz and 24 kHz and also below the ESR zero of the output capacitor. Under these conditions, the closed-loop crossover frequency is related to the LC corner frequency as:

$$f_{\text{CO}} = \frac{f_{\text{LC}}^2}{85 V_{\text{OUT}}} \quad (7)$$

And the desired output capacitor value for the output filter to:

$$C_{OUT} = \frac{1}{3357 \times L_{OUT} \times f_{CO} \times V_{OUT}} \quad (8)$$

For a desired crossover of 18 kHz and a 15- $\mu$ H inductor, the calculated value for the output capacitor is 220  $\mu$ F. The capacitor type should be chosen so that the ESR zero is above the loop crossover. The maximum ESR is:

$$ESR_{MAX} = \frac{1}{2\pi \times C_{OUT} \times f_{CO}} \quad (9)$$

The maximum ESR of the output capacitor also determines the amount of output ripple as specified in the initial design parameters. The output ripple voltage is the inductor ripple current times the ESR of the output filter. Check that the maximum specified ESR as listed in the capacitor data sheet results in an acceptable output ripple voltage:

$$V_{PP} (MAX) = \frac{ESR_{MAX} \times V_{OUT} \times (V_{IN(MAX)} - V_{OUT})}{N_C \times V_{IN(MAX)} \times L_{OUT} \times F_{SW}} \quad (10)$$

Where:

$\Delta V_{PP}$  is the desired peak-to-peak output ripple.

$N_C$  is the number of parallel output capacitors.

$F_{SW}$  is the switching frequency.

For this design example, a single 220- $\mu$ F output capacitor is chosen for C3. The calculated RMS ripple current is 143 mA and the maximum ESR required is 40 m $\Omega$ . A capacitor that meets these requirements is a Sanyo Poscap 10TPB220M, rated at 10 V with a maximum ESR of 40 m $\Omega$  and a ripple current rating of 3 A. An additional small 0.1- $\mu$ F ceramic bypass capacitor may also be used, but is not included in this design.

The minimum ESR of the output capacitor should also be considered. For good phase margin, the ESR zero when the ESR is at a minimum should not be too far above the internal compensation poles at 24 kHz and 54 kHz.

The selected output capacitor must also be rated for a voltage greater than the desired output voltage plus one-half the ripple voltage. Any derating amount must also be included. The maximum RMS ripple current in the output capacitor is given by [Equation 11](#):

$$I_{COUT(RMS)} = \frac{1}{\sqrt{12}} \times \left[ \frac{V_{OUT} \times (V_{IN(MAX)} - V_{OUT})}{V_{IN(MAX)} \times L_{OUT} \times F_{SW} \times N_C} \right] \quad (11)$$

Where:

$N_C$  is the number of output capacitors in parallel.

$F_{SW}$  is the switching frequency.

Other capacitor types can be used with the TPS5430, depending on the needs of the application.

### **Output Voltage Setpoint**

The output voltage of the TPS5430 is set by a resistor divider (R1 and R2) from the output to the VSENSE pin. Calculate the R2 resistor value for the output voltage of 5 V using [Equation 12](#):

$$R2 = \frac{R1 \times 1.221}{V_{OUT} - 1.221} \quad (12)$$

For any TPS5430 design, start with an R1 value of 10 k $\Omega$ . R2 is then 3.24 k $\Omega$ .

### **Boot Capacitor**

The boot capacitor should be 0.01  $\mu$ F.

**Catch Diode**

The TPS5430 is designed to operate using an external catch diode between PH and GND. The selected diode must meet the absolute maximum ratings for the application: reverse voltage must be higher than the maximum voltage at the PH pin, which is  $V_{IN(MAX)} + 0.5\text{ V}$ . Peak current must be greater than  $I_{OUT(MAX)}$  plus one-half the peak to peak inductor current. Forward voltage drop should be small for higher efficiencies. It is important to note that the catch diode conduction time is typically longer than the high-side FET on time, so attention paid to diode parameters can make a marked improvement in overall efficiency. Additionally, check that the device chosen is capable of dissipating the power losses. For this design, a Diodes, Inc. B340A is chosen, with a reverse voltage of 40 V, forward current of 3 A, and forward voltage drop of 0.5 V.

**Additional Circuits**

Figure 12 and Figure 13 show application circuits using wide input voltage ranges. The design parameters are similar to those given for the design example, with a larger value output inductor and a lower closed loop crossover frequency.




Figure 12. 10-V to 35-V Input to 5-V Output Application Circuit




Figure 13. 9-V to 21-V Input to 5-V Output Application Circuit

### Circuit Using Ceramic Output Filter Capacitors

Figure 14 shows an application circuit using all ceramic capacitors for the input and output filters, which generates a 3.3-V output from a 10-V to 24-V input. The design procedure is similar to those given for the design example, except for the selection of the output filter capacitor values and the design of the additional compensation components required to stabilize the circuit.




Figure 14. Ceramic Output Filter Capacitors Circuit

### Output Filter Component Selection

Using Equation 11, the minimum inductor value is 12 μH. A value of 15 μH is chosen for this design.

When using ceramic output filter capacitors, the recommended LC resonant frequency should be no more than 7 kHz. Since the output inductor is already selected at 15 μH, this limits the minimum output capacitor value to:

$$C_O (\text{MIN}) \geq \frac{1}{(2\pi \times 7000)^2 \times L_O} \quad (13)$$

The minimum capacitor value is calculated to be 34 μF. For this circuit a larger value of capacitor yields better transient response. A single 100-μF output capacitor is used for C3. It is important to note that the actual capacitance of ceramic capacitors decreases with applied voltage. In this example, the output voltage is set to 3.3 V, minimizing this effect.

### External Compensation Network

When using ceramic output capacitors, additional circuitry is required to stabilize the closed loop system. For this circuit, the external components are R3, C4, C6, and C7. To determine the value of these components, first calculate the LC resonant frequency of the output filter:

$$F_{LC} = \frac{1}{2\pi \sqrt{L_O \times C_O (\text{EFF})}} \quad (14)$$

For this example, the effective resonant frequency is calculated as 4109 Hz.

The network composed of R1, R2, R3, C5, C6, and C7 has two poles and two zeros that are used to tailor the overall response of the feedback network to accommodate the use of the ceramic output capacitors. The pole and zero locations are given by the following equations:

$$F_{p1} = 500000 \times \frac{V_O}{F_{LC}} \quad (15)$$

$$F_{z1} = 0.7 \times F_{LC} \quad (16)$$

$$F_{z2} = 2.5 \times F_{LC} \quad (17)$$

The final pole is located at a frequency too high to be of concern. The second zero, Fz2 as defined by Equation 17 uses 2.5 for the frequency multiplier. In some cases this may need to be slightly higher or lower. Values in the range of 2.3 to 2.7 work well. The values for R1 and R2 are fixed by the 3.3-V output voltage as calculated using Equation 12. For this design R1 = 10 kΩ and R2 = 5.90 kΩ. With Fp1 = 401 Hz, Fz1 = 2876 Hz, and Fz2 = 10.3 kHz, the values of R3, C6, and C7 are determined using Equation 18, Equation 19, and Equation 20:

$$C7 = \frac{1}{2\pi \times F_{p1} \times (R1 \parallel R2)} \quad (18)$$

$$R3 = \frac{1}{2\pi \times F_{z1} \times C7} \quad (19)$$

$$C6 = \frac{1}{2\pi \times F_{z2} \times R1} \quad (20)$$

For this design, using the closest standard values, C7 is 0.1 μF, R3 is 549 Ω, and C6 is 1500 pF. C4 is added to improve load regulation performance. It is effectively in parallel with C6 in the location of the second pole frequency, so it should be small in relationship to C6. C4 should be less than 1/10 the value of C6. For this example, 150 pF works well.

For additional information on external compensation of the TPS5430 or other wide-voltage-range SWIFT devices, see *Using TPS5410/20/30/31 With Aluminum/Ceramic Output Capacitors* (literature number [SLVA237](#)).

## ADVANCED INFORMATION

### Output Voltage Limitations

Due to the internal design of the TPS5430, there are both upper and lower output voltage limits for any given input voltage. The upper limit of the output voltage set point is constrained by the maximum duty cycle of 87% and is given by:

$$V_{OUTMAX} = 0.87 \times \left( (V_{INMIN} - I_{OMAX} \times 0.230) + V_D \right) - (I_{OMAX} \times R_L) - V_D \quad (21)$$

Where

$V_{INMIN}$  is the minimum input voltage.

$I_{OMAX}$  is the maximum load current.

$V_D$  is the catch diode forward voltage.

$R_L$  is the output inductor series resistance.

This equation assumes maximum on resistance for the internal high-side FET.

The lower limit is constrained by the minimum controllable on time, which may be as high as 200 ns. The approximate minimum output voltage for a given input voltage and minimum load current is given by:

$$V_{OUTMIN} = 0.12 \times \left( (V_{INMAX} - I_{OMIN} \times 0.110) + V_D \right) - (I_{OMIN} \times R_L) - V_D \quad (22)$$

Where:

$V_{INMAX}$  is the maximum input voltage.

$I_{OMIN}$  is the minimum load current.

$V_D$  is the catch diode forward voltage.

$R_L$  is the output inductor series resistance.

This equation assumes nominal on resistance for the high-side FET and accounts for worst-case variation of operating frequency set point. Any design operating near the operational limits of the device should be carefully checked to ensure proper functionality.

### Internal Compensation Network

The design equations given in the example circuit can be used to generate circuits using the TPS5430. These designs are based on certain assumptions and will tend to always select output capacitors within a limited range of ESR values. If a different capacitor type is desired, it may be possible to fit one to the internal compensation of the TPS5430. [Equation 23](#) gives the nominal frequency response of the internal voltage-mode type-3 compensation network:

$$H(s) = \frac{\left(1 + \frac{s}{2\pi \times Fz1}\right) \times \left(1 + \frac{s}{2\pi \times Fz2}\right)}{\left(\frac{s}{2\pi \times Fp0}\right) \times \left(1 + \frac{s}{2\pi \times Fp1}\right) \times \left(1 + \frac{s}{2\pi \times Fp2}\right) \times \left(1 + \frac{s}{2\pi \times Fp3}\right)} \quad (23)$$

Where:

$Fp0 = 2165$  Hz,  $Fz1 = 2170$  Hz,  $Fz2 = 2590$  Hz

$Fp1 = 24$  kHz,  $Fp2 = 54$  kHz,  $Fp3 = 440$  kHz

$Fp3$  represents the non-ideal parasitics effect.

Using this information along with the desired output voltage, feed-forward gain, and output filter characteristics, the closed-loop transfer function can be derived.

### Thermal Calculations

The following formulas show how to estimate the device power dissipation under continuous conduction mode operations. They should not be used if the device is working at light loads in the discontinuous conduction mode.

**Conduction loss:**  $P_{con} = I_{OUT}^2 \times R_{ds(on)} \times V_{OUT}/V_{IN}$

**Switching loss:**  $P_{sw} = V_{IN} \times I_{OUT} \times 0.01$

**Quiescent current loss:**  $P_q = V_{IN} \times 0.01$

**Total loss:**  $P_{tot} = P_{con} + P_{sw} + P_q$

**Given  $T_A \geq$  Estimated junction temperature:**  $T_J = T_A + R_{th} \times P_{tot}$

**Given  $T_{JMAX} = 125^\circ\text{C} \geq$  Estimated maximum ambient temperature:**  $T_{AMAX} = T_{JMAX} - R_{th} \times P_{tot}$

**PERFORMANCE GRAPHS**

The performance graphs (Figure 15 through Figure 21) are applicable to the circuit in Figure 11,  $T_A = 25^\circ\text{C}$  (unless otherwise specified).




Figure 15. Efficiency vs Output Current




Figure 16. Output Regulation vs Output Current




Figure 17. Input Regulation vs Input Voltage






Figure 18. Input Voltage Ripple and PH Node,  $I_O = 3\text{ A}$

PERFORMANCE GRAPHS (continued)


The performance graphs (Figure 15 through Figure 21) are applicable to the circuit in Figure 11,  $T_A = 25^\circ\text{C}$  (unless otherwise specified).



t - Time = 500 ns/Div  
Figure 19. Output Voltage Ripple and PH Node,  $I_O = 3\text{ A}$



t - Time = 200  $\mu\text{s}$ /Div  
Figure 20. Transient Response,  $I_O$  Step 0.75 A to 2.25 A



t - Time = 2 ms/Div  
Figure 21. Start-Up Waveform,  $V_{IN}$  and  $V_{OUT}$

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS5430MDDAREP	ACTIVE	SO PowerPAD	DDA	8	2500	Green (RoHS & no Sb/Br)	NIPDAUAG	Level-1-260C-UNLIM	-55 to 125	5430EP	<a href="#">Samples</a>
V62/09625-01XE	ACTIVE	SO PowerPAD	DDA	8	2500	Green (RoHS & no Sb/Br)	NIPDAUAG	Level-1-260C-UNLIM	-55 to 125	5430EP	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBsolete:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**OTHER QUALIFIED VERSIONS OF TPS5430-EP :**

- Catalog: [TPS5430](#)
- Automotive: [TPS5430-Q1](#)

## NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product
- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

## TAPE AND REEL INFORMATION



### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



\*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS5430MDDAREP	SO Power PAD	DDA	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS




\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS5430MDDAREP	SO PowerPAD	DDA	8	2500	367.0	367.0	35.0



Images above are just a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.


DDA0008J



# PACKAGE OUTLINE

PowerPAD™ SOIC - 1.7 mm max height

PLASTIC SMALL OUTLINE



4221637/B 03/2016

PowerPAD is a trademark of Texas Instruments.

**NOTES:**


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MS-012, variation BA.

# EXAMPLE BOARD LAYOUT


DDA0008J

PowerPAD™ SOIC - 1.7 mm max height

PLASTIC SMALL OUTLINE



LAND PATTERN EXAMPLE  
SCALE:10X



SOLDER MASK DETAILS

4221637/B 03/2016

NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 ([www.ti.com/lit/slma002](http://www.ti.com/lit/slma002)) and SLMA004 ([www.ti.com/lit/slma004](http://www.ti.com/lit/slma004)).
9. Size of metal pad may vary due to creepage requirement.

# EXAMPLE STENCIL DESIGN

DDA0008J

PowerPAD™ SOIC - 1.7 mm max height

PLASTIC SMALL OUTLINE



SOLDER PASTE EXAMPLE  
EXPOSED PAD  
100% PRINTED SOLDER COVERAGE BY AREA  
SCALE:10X

STENCIL THICKNESS	SOLDER STENCIL OPENING
0.1	2.91 X 3.47
0.125	2.6 X 3.1 (SHOWN)
0.150	2.37 X 2.83
0.175	2.20 X 2.62

4221637/B 03/2016

NOTES: (continued)

10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
11. Board assembly site may have different recommendations for stencil design.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale ([www.ti.com/legal/termsofsale.html](http://www.ti.com/legal/termsofsale.html)) or other applicable terms available either on [ti.com](http://ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2020, Texas Instruments Incorporated