

# Si8931/32 Data Sheet

## Isolated Amplifier for Voltage Measurement

The Si8931/32 is a galvanically isolated analog amplifier optimized for voltage sensing. Its 2.5 V input range is ideal for isolated voltage sensing applications. The output is a differential analog signal (Si8931) or single-ended signal (Si8932) that is proportional to the input voltage.

The Si8931/32 provides excellent linearity with low offset and gain drift to ensure that accuracy is maintained over the entire operating temperature range. Exceptionally high common-mode transient immunity means that the Si8931/32 delivers accurate measurements even in the presence of high-power switching as is found in motor drive systems and inverters.

The Si8931/32 isolated voltage sensing amplifier utilizes Silicon Labs' proprietary isolation technology. It supports up to 5.0 kVrms withstand voltage per UL1577. This technology enables higher performance, reduced variation with temperature and age, tighter part-to-part matching, and longer lifetimes compared to other isolation technologies.

#### Applications:


- Industrial, HEV and renewable energy inverters
- · AC, Brushless, and DC motor controls and drives
- Variable speed motor control in consumer white goods
- · Isolated switch mode and UPS power supplies
- · General industrial data acquisition and sensor interface
- · Automotive onboard chargers, battery management systems, and charging stations

#### Safety Approvals (pending):

- UL 1577 recognized
  - Up to 5000 Vrms for 1 minute
- · CSA approval
  - IEC 60950-1, 62368-1 (reinforced insulation)
- · VDE certification conformity
  - VDE0884 Part 11 (basic/reinforced insulation)
- · CQC certification approval
  - · GB4943.1-2011

#### **KEY FEATURES**

- 0 to 2.5 V nominal input voltage
- Low signal delay: 1 μs
- · Typical input offset: 0.16 mV
- Typical gain error: ±0.06%
- Excellent drift specifications
  - 0.75 μV/°C offset drift
  - · 6 ppm/°C typical gain drift
- Typical nonlinearity: 0.01%
- Typical SNR: 76 dB
- High common-mode transient immunity: 75 kV/µs
- · Auomotive-grade OPNs
  - AIAG-compliant PPAP documentation support
  - IMDS and CAMDS listing support
- · Compact packages
  - · 8-pin wide body stretched SOIC
  - · 8-pin narrow body SOIC
- -40 to 125 °C



## 1. Ordering Guide

New Ordering Part		Ordering	Options	
Number (OPN)	Input Range	Isolation Rating	Output	Package Type
Si8931D-IS4	0 to 2.5 V nominal	5.0 kVrms	Differential	WB Stretched SOIC-8
Si8931B-IS	0 to 2.5 V nominal	2.5 kVrms	Differential	NB SOIC-8
Si8932D-IS4	0 to 2.5 V nominal	5.0 kVrms	Single-ended	WB Stretched SOIC-8
Si8932B-IS	0 to 2.5 V nominal	2.5 kVrms	Single-ended	NB SOIC-8

#### Note:

- 1. All packages are RoHS-compliant.
- 2. "Si" and "SI" are used interchangeably.
- 3. AEC-Q100 pending qualification.

#### 1.1 Automotive-Grade OPNs

Automotive-grade devices are built using automotive-specific flows at all steps in the manufacturing process to ensure robustness and low defectivity. These devices are supported with AIAG-compliant Production Part approval Process (PPAP) documentation, and feature International Material Data System (IMDS) and China Automotive Material Data System (CAMDS) listing. Qualifications are compliant with AEC-Q100, and a zero-defect methodology is maintained throughout definition, design, evaluation, qualification, and mass production steps.

Automotive-Grade Ordering Part Numbers are in development and will be made available. Please contact your local Silicon Labs sales representative for further information.

# **Table of Contents**

1.	Ordering Guide	. 2	<u> </u>
	1.1 Automotive-Grade OPNs	. 2	2
2.	System Overview	. 4	ŀ
	2.1 Fail-Safe and Low-Power Modes	. 5	5
3.	Voltage Sense Application	. 6	ò
4.	Electrical Specifications	. 7	7
	4.1 Regulatory Information	.12	2
	4.2 Typical Operating Characteristics	.14	ļ
5.	Pin Descriptions	19	)
	5.1 Si8931 Pin Descriptions	.19	)
	5.2 Si8932 Pin Descriptions	.20	)
6.	Packaging	. 21	İ
	6.1 Package Outline: 8-Pin Wide Body Stretched SOIC	.21	l
	6.2 Package Outline: 8-Pin Narrow Body SOIC	.23	3
	6.3 Land Pattern: 8-Pin Wide Body Stretched SOIC	.25	5
	6.4 Land Pattern: 8-Pin Narrow Body SOIC	.26	3
	6.5 Top Marking: 8-Pin Wide Body Stretched SOIC	.27	7
	6.6 Top Marking: 8-Pin Narrow Body SOIC	.28	3
7	Revision History	29	4

## 2. System Overview

The input to the Si8931/32 is designed for 0 to 2.5 V nominal input.

The Si8931/32 modulates the analog signal in a unique way for transmission across the semiconductor based isolation barrier. The input signal is first converted to a pulse-width modulated digital signal. On the other side of the isolation barrier, the signal is demodulated to faithfully reproduce the analog signal. This solution provides exceptional signal bandwidth and accuracy. The Si8931 provides a differential voltage output while the Si8932 provides a single-ended voltage output.




Figure 2.1. Si8931 Functional Block Diagram




Figure 2.2. Si8932 Functional Block Diagram

#### 2.1 Fail-Safe and Low-Power Modes

The Si8931/32 implements a fail-safe output when the high-side supply voltage VDDA goes away. This is important for safe operation in systems with high safety requirements. The fail-safe output is nominally 2.8 V (Si8932) or –2.8 V (Si8931) which can be differentiated from the maximum clipping output voltage of 2.6 V to simplify diagnostics on the system level.

Device	Output Voltage (VDDA Normal)	Output Voltage (VDDA Removed)
Si8931	~ ±2.6 V	~ –2.8 V
Si8932	0 to ~2.6 V	~ +2.8 V

In addition to the fail-safe output, when a loss of VDDA supply occurs, the part will automatically move into a lower power mode that reduces IDDB current to approximately 1 mA. The controller side continues to monitor high-side communications to determine when VDDA supply returns. When the supply voltage is returned, normal operation begins in approximately 250 µs. Similarly, a loss of VDDB supply will reduce IDDA current to approximately 1 mA.

## 3. Voltage Sense Application

A typical isolated voltage sensing application circuit is shown below. In this example, a high voltage is divided down to produce a voltage (VIN) within the optimum input signal range of the Si8931/32. Numerous alternative inputs configurations are possible with the flexibility of a high impedance input isolator. The Si8931 senses the single-ended input voltage and reproduces it as a differential (or single-ended with the Si8932) output voltage across the galvanic isolation barrier. The Si8931 differential outputs (AOP, AON) can be routed directly to a differential ADC as shown below. The Si8932 senses the single-ended input voltage and reproduces it as a single-ended output voltage across the galvanic isolation barrier. The single-ended output can be routed directly to a standard ADC (not shown). If the voltage sensed is > 2.5 V, a simple voltage divider consisting of R1 and R2 can be used to scale down any voltage to fit the input range of the Si8931/32. R2 < 10 k $\Omega$  is recommended for best performance.




Figure 3.1. Voltage Sense Application

The amplifier bandwidth of the Si8931/32 is approximately 600 kHz. For applications where input filtering is required, a passive, differential RC low-pass filter can be placed at the input pin. Consider the source resistance of the signal measured (or the parallel combination of R1 and R2 if using a voltage divider) as it should be included in the filter calculation. Capacitor C1 should be sized to make a band limiting filter at the desired frequency.

C4, the local bypass capacitor for the B-side of Si8931/32, should be placed closed to VDDB supply pin with its return close to GNDB. The output signal at AOP and AON is differential with unity gain and common mode of 1.4 V. The outputs are sampled by a differential input ADC. Depending on the sample rate of the ADC, an anti-aliasing filter may be required. A simple anti-aliasing filter can be made from the passive components, R5, C6, and R6. The characteristics of this filter are dictated by the input topology and sampling frequency of the ADC. However, to ensure the Si8931/32 outputs are not overloaded, R5 = R6 > 5 k $\Omega$  and C6 can be calculated by the following equation:

$$C6 = \frac{1}{2 \times \pi \times (R5 + R6) \times f_{3dB}}$$

## 4. Electrical Specifications

**Table 4.1. Electrical Specifications** 

 $T_A = -40$  to +125 °C; typical specs at 25 °C with VDDA = VDDB = 5 V unless specified differently under Test Condition

Param	eter	Symbol	Test Condition	Min	Тур	Max	Units
Input Side Sup	oply Voltage	VDDA		3.0		5.5	V
Input Supply Current	Si8931/32	IDDA	IDDA VDDA = 3.3 V 3.8		4.7	5.7	mA
Output Side Su	ipply Voltage	VDDB		3.0		5.5	V
Output Supply	Si8931	IDDB	VDDB = 3.3 V	2.8	3.5	4.5	mA
Current	Si8932	IDDB	VDDB = 3.3 V	3	4.3	5	mA
Amplifier B	andwidth				600		kHz
Amplifier Input				•			•
Specified Linear Input Range		VIN		0.25		2.25	V
Maximum Inp before C		VIN			2.5		V
Input Referred Offset		vos	T <sub>A</sub> = 25 °C, VIN = 0.25 V	-1	±0.16	1	mV
Input Offset Drift		VOST		-25	±0.75	25	μV/°C
Input Impedance		RIN			500		ΜΩ
Amplifier Output							
Full-scale Output					2.5		Vpk
Gai	n				1		
Gain E	rror		T <sub>A</sub> = 25 °C	-0.25	±0.06	0.25	%
Gain Error Drift	Si8931			-40	6	20	ppm/°C
Gain Endi Dilit	Si8932			-30	<b>-</b> 5	30	ppm/°C
Output Common Mode Voltage	Si8931	(VAOP + VAON)/2		1.34	1.39	1.44	V
No alia o arito	Si8931		T <sub>A</sub> = 25 °C	-0.04	0.01	0.04	%
Nonlinearity	Si8932		T <sub>A</sub> = 25 °C	-0.05	0.01	0.05	%
Nonlinear	ity Drift		T <sub>A</sub> = 25 °C	-5		5	ppm/°C
Signal-to-Noise	Si8931	SNR	100 kHz bandwidth	73	77		dB
Ratio	Si8932	SNR	100 kHz bandwidth	72	76		dB
Total Harmonic	Si8931	THD	F <sub>IN</sub> = 1 kHz		-80	-70	dB
Distortion	Si8932	THD	F <sub>IN</sub> = 1 kHz		-80	-66	dB

Parameter		Symbol	Test Condition	Min	Тур	Max	Units
			VDDA at DC		-100		dB
		PSRR	VDDA at 100 mV and 10 kHz ripple		-100		dB
Power Supply F	Rejection Ratio	PSRR	VDDB at DC		-100		dB
			VDDB at 100 mV and 10 kHz ripple		-100		dB
Output Resistive	Si8931	DI OAD	Between AON and AOP	5			kΩ
Load Si8932	RLOAD	Between AO and GND	5			kΩ	
Output Capacitive Load		CLOAD	Each pin to ground			100	pF
Timing		,	'				
Signal Delay		t <sub>PD</sub>	50% to 50%		1		μs
Rise Time		t <sub>R</sub>	10% to 90%		1.6		μs
Common-Mode Transient Immunity <sup>1</sup>		СМТІ	VIN = GNDA, VCM = 1500 V	50	75		kV/μs

1. An analog CMTI failure is defined as an output error of more than 100 mV persisting for at least 1  $\mu s$ .




Figure 4.1. Common-Mode Transient Immunity Characterization Circuit

Table 4.2. IEC Safety Limiting Values<sup>1</sup>

$\theta_{JA} = 90 \text{ °C/}^{\prime}$ $VDD = 5.5 \text{ N}$ $T_{J} = 150 \text{ °C}$ $\theta_{JA} = 90 \text{ °C/}^{\prime}$ $VDD = 3.6 \text{ N}$ $T_{J} = 150 \text{ °C}$ $T_{A} = 25 \text{ °C}$ $\theta_{JA} = 112 \text{ °C/}^{\prime}$ $VDD = 5.5 \text{ N}$	V 253 C 253 C 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	mA mA
$VDD = 5.5 \text{ N}$ $T_{J} = 150 \text{ °C}$ $T_{A} = 25 \text{ °C}$ $\theta_{JA} = 90 \text{ °C/}$ $VDD = 3.6 \text{ N}$ $T_{J} = 150 \text{ °C}$ $\theta_{JA} = 25 \text{ °C}$ $\theta_{JA} = 112 \text{ °C/}$ $\theta_{JA} = 112 \text{ °C/}$ $\theta_{JA} = 5.5 \text{ N}$	V 253 C 253 C 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	
$T_{J} = 150  ^{\circ}\text{C}$ $T_{A} = 25  ^{\circ}\text{C}$ $\theta_{JA} = 90  ^{\circ}\text{C}/^{\circ}$ $VDD = 3.6  ^{\circ}\text{C}$ $T_{J} = 150  ^{\circ}\text{C}$ $T_{A} = 25  ^{\circ}\text{C}$ $\theta_{JA} = 112  ^{\circ}\text{C}$ $VDD = 5.5  ^{\circ}\text{C}$	253 C W W V 386 C C	
$T_A = 25 ^{\circ}\text{C}$ $\theta_{JA} = 90 ^{\circ}\text{C}/^{\circ}$ $VDD = 3.6 ^{\circ}$ $T_J = 150 ^{\circ}\text{C}$ $T_A = 25 ^{\circ}\text{C}$ $\theta_{JA} = 112 ^{\circ}\text{C}$ $VDD = 5.5 ^{\circ}\text{C}$	C	
$\theta_{JA} = 90 \text{ °C/}$ $VDD = 3.6 \text{ °C/}$ $T_{J} = 150 \text{ °C/}$ $T_{A} = 25 \text{ °C/}$ $\theta_{JA} = 112 \text{ °C/}$ $VDD = 5.5 \text{ °C/}$	VV 386 C C C C C C C C C C C C C C C C C C C	mA
$VDD = 3.6 \text{ N}$ $T_{J} = 150 \text{ °C}$ $T_{A} = 25 \text{ °C}$ $\theta_{JA} = 112 \text{ °C}$ $VDD = 5.5 \text{ N}$	V 386 C 2 C/W V	mA
$T_{J} = 150  ^{\circ}\text{C}$ $T_{A} = 25  ^{\circ}\text{C}$ $\theta_{JA} = 112  ^{\circ}\text{C}$ $VDD = 5.5  ^{\circ}$	386 C C/W V	mA
$T_A = 25 ^{\circ}\text{C}$ $\theta_{JA} = 112 ^{\circ}\text{C}$ $VDD = 5.5 ^{\circ}$	C C/W V	mA
θ <sub>JA</sub> = 112 °C/ VDD = 5.5 \	c/W V	
VDD = 5.5 \	V	
T <sub>J</sub> = 150 °C	C 203	mA
$T_{A} = 25 ^{\circ}\text{C}$ $\theta_{JA} = 112 ^{\circ}\text{C/W}$		
VDD = 3.6 \	V	
T <sub>J</sub> = 150 °C	C 310	mA
T <sub>A</sub> = 25 °C		
θ <sub>JA</sub> = 90 °C/′	/W	
T <sub>J</sub> = 150 °C	C 1389	mW
T <sub>A</sub> = 25 °C		
θ <sub>JA</sub> = 112 °C <sub>r</sub>	c/W	
T <sub>J</sub> = 150 °C	C 1116	mW
	1.39	W
	1.12	W
	$T_A = 25 ° C$ $\theta_{JA} = 112 ° C$ $VDD = 3.6$ $T_J = 150 ° C$ $\theta_{JA} = 90 ° C$ $T_J = 150 ° C$ $\theta_{JA} = 112 ° C$ $\theta_{JA} = 112 ° C$ $\theta_{JA} = 125 ° C$	$T_A = 25  ^{\circ}\text{C}$ $\theta_{JA} = 112  ^{\circ}\text{C/W}$ $VDD = 3.6  \text{V}$ $T_J = 150  ^{\circ}\text{C}$ $T_A = 25  ^{\circ}\text{C}$ $\theta_{JA} = 90  ^{\circ}\text{C/W}$ $T_J = 150  ^{\circ}\text{C}$ $T_A = 25  ^{\circ}\text{C}$ $\theta_{JA} = 112  ^{\circ}\text{C/W}$ $T_J = 150  ^{\circ}\text{C}$ $1116$ $T_A = 25  ^{\circ}\text{C}$ $1116$

<sup>1.</sup> Maximum value allowed in the event of a failure. Refer to the thermal derating curves below.

**Table 4.3. Thermal Characteristics** 

Parameter	Symbol	WB Stretched SOIC-8	NB SOIC-8	Unit
IC Junction-to-Air Thermal Resistance	$\theta_{JA}$	90	112	°C/W




Figure 4.2. WB Stretched SOIC-8 Thermal Derating Curve for Safety Limiting Current




Figure 4.3. NB SOIC-8 Thermal Derating Curve for Safety Limiting Current

Table 4.4. Absolute Maximum Ratings<sup>1</sup>

Parameter	Symbol	Min	Max	Unit
Storage Temperature	T <sub>STG</sub>	-65	150	°C
Ambient Temperature Under Bias	T <sub>A</sub>	-40	125	°C
Junction Temperature	TJ	_	150	°C
Supply Voltage	VDDA, VDDB	-0.5	6.0	V
Input Voltage respect to GNDA	VIN	-0.5	VDDx + 0.5	V
Output Sink or Source Current	I <sub>O</sub>	_	5	mA
Total Power Dissipation	P <sub>T</sub>	_	212	mW
Lead Solder Termperature (10 s)		_	260	°C
Human Body Model ESD Rating		6000	_	V
Capacitive Discharge Model ESD Rating		2000	_	V
Maximum Isolation (WB Stretched SOIC-8 Input to Output) (1 s)		_	6500	V <sub>RMS</sub>
Maximum Isolation (NB SOIC-8 package Input to Output) (1 s)		_	4500	V <sub>RMS</sub>

<sup>1.</sup> Permanent device damage may occur if the absolute maximum ratings are exceeded. Functional operation should be restricted to conditions as specified in the operational sections of the data sheet.

#### 4.1 Regulatory Information

## Table 4.5. Regulatory Information (Pending)<sup>1, 2</sup>

#### CSA

The Si8931/32 is certified under CSA. For more details, see Master Contract File 232873.

60950-1, 62368-1: Up to 600 V<sub>RMS</sub> reinforced insulation working voltage; up to 1000 V<sub>RMS</sub> basic insulation working voltage.

#### **VDE**

The Si8931/32 is certified according to VDE 0884-11. For more details, see File 5006301-4880-0001.

VDE 0884-11: Up to 1414 V<sub>peak</sub> for reinforced insulation working voltage.

#### UL

The Si8931/32 is certified under UL1577 component recognition program. For more details, see File E257455.

Rated up to 5000 V<sub>RMS</sub> isolation voltage for basic protection.

#### CQC

The Si8931/32 is certified under GB4943.1-2011.

Rated up to 600 V<sub>RMS</sub> reinforced insulation working voltage; up to 1000 V<sub>RMS</sub> basic insulation working voltage.

#### Note:

- 1. Regulatory Certifications apply to 5 kV<sub>RMS</sub> rated devices which are production tested to 6.0 kV<sub>RMS</sub> for 1 sec.
- 2. Regulatory Certifications apply to 2.5 kVRMS rated devices which are production tested to 3.0 kVRMS for 1 sec.

Table 4.6. Insulation and Safety-Related Specifications

			Value		
Parameter	Symbol	Test Condition	WB Stretched SOIC-8	NB SOIC-8	Unit
Nominal External Air Gap (Clearance)	CLR		9.0 <sup>1</sup>	4.9	mm
Nominal External Tracking (Creepage)	CPG		8.01	4.01	mm
Minimum Internal Gap (Internal Clearance)	DTI		36	36	μm
Tracking Resistance	PTI or CTI	IEC60112	600	600	V
Erosion Depth	ED		0.04	0.04	mm
Resistance (Input-Output) <sup>2</sup>	R <sub>IO</sub>		10 <sup>12</sup>	10 <sup>12</sup>	Ω
Capacitance (Input-Output) <sup>2</sup>	C <sub>IO</sub>	f = 1 MHz	1	1	pF

- 1. The values in this table correspond to the nominal creepage and clearance values. VDE certifies the clearance and creepage limits as x.x mm minimum for the WB Stretched SOIC-8 package. UL does not impose a clearance and creepage minimum for component-level certifications. CSA certifies the clearance and creepage limits as x.x mm minimum for the WB Stretched SOIC-8 package.
- 2. To determine resistance and capacitance, the Si8931/32 is converted into a two-terminal device. Pins 1-4 are shorted together to form the first terminal, and pins 5–8 are shorted together to form the second terminal. The parameters are then measured between these two terminals.

Table 4.7. IEC 60664-1 Ratings

		Specif	cation	
Parameter	Test Conditions	WB Stretched SOIC-8	NB SOIC-8	
Basic Isolation Group	Material Group	I	1	
Installation	Rated Mains Voltages ≤ 150 V <sub>RMS</sub>	I-IV	I-IV	
Installation  Classification	Rated Mains Voltages ≤ 300 V <sub>RMS</sub>	I-IV	I-IV	
	Rated Mains Voltages ≤ 600 V <sub>RMS</sub>	I-IV	1-111	

Table 4.8. VDE 0884-11 Insulation Characteristics<sup>1</sup>

			Characteristic			
Parameter	Symbol	Test Condition	WB Stretched SOIC-8	NB SOIC-8	Unit	
Maximum Working Insula- tion Voltage	V <sub>IORM</sub>		1414	560	V peak	
Input to Output Test Voltage	V <sub>PR</sub>	Method b1 $(V_{IORM} \times 1.875 = V_{PR}, 100\%$ Production Test, $t_m = 1$ sec, Partial Discharge < 5 pC)	2650	1050	V peak	
Transient Overvoltage	V <sub>IOTM</sub>	t = 60 sec	8000	4000	V peak	
Pollution Degree (DIN VDE 0110, Table 1)			2	2		
Insulation Resistance at $T_S$ , $V_{IO} = 500 \text{ V}$	R <sub>S</sub>		>10 <sup>9</sup>	>10 <sup>9</sup>	Ω	

<sup>1.</sup> This isolator is suitable for reinforced electrical isolation only within the safety limit data. Maintenance of the safety data is ensured by protective circuits. The Si8931/32 provides a climate classification of 40/125/21.

## 4.2 Typical Operating Characteristics




Figure 4.4. Nonlinearity (%) vs. Temperature (°C)




Figure 4.6. Si8931 Nonlinearity (%) vs. Input Signal Amplitude (mV)




Figure 4.8. Signal-to-Noise Ratio (dB) vs. Temperature (°C)




Figure 4.5. Nonlinearity (%) vs. VDDA Supply (V)




Figure 4.7. Si8932 Nonlinearity (%) vs. Input Signal Amplitude (mV)




Figure 4.9. Signal-to-Noise Ratio (dB) vs. VDDA Supply




Figure 4.10. Si8931 Signal-to-Noise Ratio (dB) vs. Input Signal Amplitude (V)




Figure 4.12. Signal-to-Noise Ratio (dB) vs. Input Signal Frequency (kHz)




Figure 4.14. Total Harmonic Distortion (dB) vs. Temperature (°C)




Figure 4.11. Si8932 Signal-to-Noise Ratio (dB) vs. Input Signal Amplitude (V)




Figure 4.13. Output Voltage (V) vs. Input Voltage (V)




Figure 4.15. Total Harmonic Distortion (dB) vs. VDDA Supply (V)




Figure 4.16. Si8931 Total Harmonic Distortion (dB) vs. Input Signal Amplitude (V)




Figure 4.18. Input Offset (mV) vs. Temperature (°C)




Figure 4.20. Gain Error (%) vs. Temperature (°C)




Figure 4.17. Total Harmonic Distortion (dB) vs. Input Signal Frequency (kHz)




Figure 4.19. Input Offset (mV) vs. VDDA Supply (V)




Figure 4.21. Gain Error (%) vs. VDDA Supply (V)




Figure 4.22. IDDA (mA) vs. Temperature (°C)




Figure 4.24. PSRR (dB) vs. Power Supply Frequency (kHz)




Figure 4.26. Si8931 High-to-Low Step Response




Figure 4.23. IDDB (mA) vs. Temperature (°C)




Figure 4.25. Amplifier Bandwidth




Figure 4.27. Si8931 Low-to-High Step Response




Figure 4.28. Si8932 High-to-Low Step Response




Figure 4.29. Si8932 Low-to-High Step Response

## 5. Pin Descriptions

## 5.1 Si8931 Pin Descriptions




Table 5.1. Si8931 Pin Descriptions

Name	Pin Number	Description
VDDA	1	Input side power supply
VIN	2	Voltage input
NC <sup>1</sup>	3	No Connect
GNDA	4	Input side ground
GNDB	5	Output side ground
AON	6	Analog output low
AOP	7	Analog output high
VDDB	8	Output power supply

## Note:

1. No Connect. These pins are not internally connected. To maximize CMTI performance, these pins should be connected to the ground plane.

## 5.2 Si8932 Pin Descriptions




Table 5.2. Si8932 Pin Descriptions

Name	Pin Number	Description
VDDA	1	Input side power supply
VIN	2	Voltage input
NC <sup>1</sup>	3	No Connect
GNDA	4	Input side ground
GNDB	5	Output side ground
GNDB	6	Output side ground
AO	7	Analog output
VDDB	8	Output power supply

<sup>1.</sup> No Connect. These pins are not internally connected. To maximize CMTI performance, these pins should be connected to the ground plane.

## 6. Packaging

## 6.1 Package Outline: 8-Pin Wide Body Stretched SOIC

The figure below illustrates the package details for the Si8931/32 in a 8-Pin Wide Body Stretched SOIC package. The table lists the values for the dimensions shown in the illustration.




Figure 6.1. 8-Pin Wide Body Stretched SOIC Package

Table 6.1. 8-Pin Wide Body Stretched SOIC Package Diagram Dimensions

Symbol	Millimeters		
	Min	Max	
А	2.49	2.79	
A1	0.36	0.46	
b	0.30	0.51	
С	0.20	0.33	
D	5.74	5.94	
E	11.25	11.76	
E1	7.39	7.59	
е	1.27 BSC		
L	0.51	1.02	
h	0.25	0.76	

Symbol	Millimeters		
Зуньон	Min	Max	
θ	0°	8°	
aaa	_	0.25	
bbb	_	0.25	
ccc	_	0.10	

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
- 3. Recommended reflow profile per JEDEC J-STD-020C specification for small body, lead-free components.

## 6.2 Package Outline: 8-Pin Narrow Body SOIC

The figure below illustrates the package details for the Si8931/32 in an 8-Pin Narrow Body SOIC package. The table lists the values for the dimensions shown in the illustration.




Figure 6.2. 8-Pin Narrow Body SOIC Package

Table 6.2. 8-Pin Narrow Body SOIC Package Diagram Dimensions

Dimension	Min	Max
А	1.35	1.75
A1	0.10	0.25
A2	1.40 REF	1.55 REF
В	0.33	0.51
С	0.19	0.25
D	4.80	5.00
E	3.80	4.00
е	1.27	BSC
Н	5.80	6.20
h	0.25	0.50
L	0.40	1.27
α	0°	8°

Dimension Min Max

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. Dimensioning and Tolerancing per ANSI Y14.5M-1982.
- 3. Recommended card reflow profile is per the JEDEC/IPC J-STD-020B specification for Small Body Components.

#### 6.3 Land Pattern: 8-Pin Wide Body Stretched SOIC

The figure below illustrates the recommended land pattern details for the Si8931/32 in a 8-Pin Wide Body Stretched SOIC package. The table lists the values for the dimensions shown in the illustration.




Figure 6.3. 8-Pin Wide Body Stretched SOIC Land Pattern

Table 6.3. 8-Pin Wide Body Stretched SOIC Land Pattern Dimensions<sup>1</sup>

Dimension	(mm)
C1	10.60
E	1.27
X1	0.60
Y1	1.85

#### Note:

## General

- 1. All dimensions shown are at Maximum Material Condition (MMC). Least Material Condition (LMC) is calculated based on a Fabrication Allowance of 0.05mm.
- 2. This Land Pattern Design is based on the IPC-7351 guidelines.

#### Solder Mask Design

1. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60mm minimum, all the way around the pad.

#### Stencil Design

- 1. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
- 2. The stencil thickness should be 0.125mm (5 mils).
- 3. The ratio of stencil aperture to land pad size should be 1:1 for all perimeter pins.

## **Card Assembly**

- 1. A No-Clean, Type-3 solder paste is recommended.
- 2. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

## 6.4 Land Pattern: 8-Pin Narrow Body SOIC

The figure below illustrates the recommended land pattern details for the Si8931/32 in an 8-Pin Narrow Body SOIC package. The table lists the values for the dimensions shown in the illustration.




Figure 6.4. 8-Pin Narrow Body SOIC Land Pattern

Table 6.4. 8-Pin Narrow Body SOIC Land Pattern Dimensions

Symbol	mm
C1	5.40
E	1.27
X1	0.60
Y1	1.55

- 1. This Land Pattern Design is based on IPC-7351 pattern SOIC127P600X173-8N for Density Level B (Median Land Protrusion).
- 2. All feature sizes shown are at Maximum Material Condition (MMC) and a card fabrication tolerance of 0.05 mm is assumed.

## 6.5 Top Marking: 8-Pin Wide Body Stretched SOIC

The figure below illustrates the top markings for the Si8931/32 in a 8-Pin Wide Body Stretched SOIC package. The table explains the top marks shown in the illustration.




Figure 6.5. 8-Pin Wide Body Stretched SOIC Top Marking

Table 6.5. 8-Pin Wide Body Stretched SOIC Top Mark Explanation

Line 1 Marking:	Customer Part Number	Si893X  X = Base part number  • 1 = Differential output  • 2 = Single-ended output  V = Insulation rating:  • D = 5.0 kVrms
Line 2 Marking:	TTTTTT = Mfg Code	Manufacturing Code from the Assembly Purchase Order form.
Line 3 Marking:	YY = Year  WW = Work Week  Circle = 43 mils Diameter  Left-Justified	Assigned by the Assembly House. Corresponds to the year and work week of the mold date.

## 6.6 Top Marking: 8-Pin Narrow Body SOIC

The figure below illustrates the top markings for the Si8931/32 in an 8-Pin Narrow Body SOIC package. The table explains the top marks shown in the illustration.




Figure 6.6. 8-Pin Narrow Body SOIC Top Marking

Table 6.6. 8-Pin Narrow Body SOIC Top Marking Explanation

Line 1 Marking:	Customer Part Number  CC = Country of Origin ISO Code Abbreviation	Si893X = Isolator Amplifier Series  X = Base part number  • 1 = Differential output  • 2 = Single-ended output  S = Input Range:  • A = ±62.5 mV
		<ul> <li>B = ±250 mV</li> <li>V = Insulation rating:</li> <li>B = 2.5 kVrms</li> </ul>
		Assigned by the Assembly House. Corresponds to the year and work week of the mold date.
Line 3 Marking:	TTTTTT = Mfg Code  Circle = 19.7 mils Diameter  Left-Justified	Manufacturing Code from the Assembly Purchase Order form.

## 7. Revision History

#### Revision 0.7

December, 2019

- · Updated Applications and Key Features on front page.
- Updated 4. Electrical Specifications after full characterization.
- · Added 1.1 Automotive-Grade OPNs.
- Updated Table 4.6 Insulation and Safety-Related Specifications on page 12.
- Updated 6.6 Top Marking: 8-Pin Narrow Body SOIC.
- · Changed Si8932 Pin 6 from NC to GND.
- · Numerous clarifications throughout.

#### Revision 0.5

March, 2019

- · Updated specifications.
- · Added narrow body SOIC-8 package.

#### Revision 0.2


May, 2018

· Corrections and clarifications.

#### Revision 0.1

January, 2018

· Initial draft.





Products
www.silabs.com/products



**Quality** www.silabs.com/quality



Support and Community community.silabs.com

#### Disclaimer

Silicon Labs intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Labs products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Labs reserves the right to make changes without further notice to the product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Without prior notification, Silicon Labs may update product firmware during the manufacturing process for security or reliability reasons. Such changes will not alter the specifications or the performance of the product. Silicon Labs shall have no liability for the consequences of use of the information supplied in this document. This document does not imply or expressly grant any license to design or fabricate any integrated circuits. The products are not designed or authorized to be used within any FDA Class III devices, applications for which FDA premarket approval is required, or Life Support Systems without the specific written consent of Silicon Labs. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Labs products are not designed or authorized for military applications. Silicon Labs products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons. Silicon Labs disclaims all express and implied warranties and shall not be responsible or liable for any injuries or damages related to use of a Silicon Labs

## **Trademark Information**

Silicon Laboratories Inc.®, Silicon Laboratories®, Silicon Labs®, Silabs® and the Silicon Labs logo®, Bluegiga®, Bluegiga®, Bluegiga®, CockBuilder®, CMEMS®, DSPLL®, EFM®, EFM32®, EFR, Ember®, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZRadio®, EZRadio®, Gecko®, Gecko OS, Studio, ISOmodem®, Precision32®, ProSLIC®, Simplicity Studio®, SiPHY®, Telegesis, the Telegesis Logo®, USBXpress®, Zentri, the Zentri logo and Zentri DMS, Z-Wave®, and others are trademarks or registered trademarks of Silicon Labs. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of the Wi-Fi Alliance. All other products or brand names mentioned herein are trademarks of their respective holders.



Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701 USA