











TPD3S716-Q1

SLVSDH9C - MARCH 2016-REVISED JUNE 2016

# TPD3S716-Q1 Automotive USB 2.0 Interface Protection with Adjustable Current Limit and **Short-to-Battery, Short-Circuit Protection**

#### **Features**

- AEC-Q100 Qualified (Grade 1)
  - Operating Temperature Range: –40°C to +125°C
- Short-to-Battery (up to 18 V) and Short-to-Ground Protection on V<sub>BUS CON</sub>
- Short-to-Battery (up to 18 V) and Short-to-V<sub>BUS</sub> Protection on VD+, VD-
- IEC 61000-4-2 ESD Protection on V<sub>BUS CON</sub>, VD+, VD-
  - ±8-kV Contact Discharge
  - ±15-kV Air Gap Discharge
- ISO 10605 330-pF, 330-Ω ESD Protection on V<sub>BUS CON</sub>, VD+, VD-
  - ±8-kV Contact Discharge
  - ±15-kV Air Gap Discharge
- Low  $R_{ON}$  nFET  $V_{BUS}$  Switch (63 m $\Omega$  typical)
- High Speed Data Switches (1-GHz, 3-dB Bandwidth)
- Adjustable Hiccup Current Limit up to 2.4 A
- Fast Over-voltage Response Time
  - 2-µs typical (V<sub>BUS</sub> switch)
  - 200-ns typical (Data switches)
- Independent V<sub>BUS</sub> and Data enable pins for configuring both Host and Client/OTG mode
- Fault Output Signal
- Thermal Shutdown Feature
- Flow-through layout in 16-Pin SSOP Package (4.9 mm x 3.9 mm)

## **Applications**

- **End Equipment** 
  - Head Units
  - Rear Seat Entertainment
  - **Telematics**
  - **USB Hubs**
  - **Navigation Modules**
  - Media Interface
- Interfaces
  - USB 2.0

## 3 Description

The TPD3S716-Q1 is a single-chip solution for shortto-battery, short-circuit, and ESD protection with an adjustable current-limit for the USB connector's V<sub>BUS</sub> and data lines in automotive applications. The integrated data switches provide best-in-class bandwidth for minimal signal degradation while providing 18 V short-to-battery simultaneously protection. The high bandwidth of 1 GHz allows for USB2.0 high-speed data rates for applications like Car Play. Extra margin in bandwidth above 720-MHz also helps to maintain a clean USB 2.0 eye diagram with the long captive cables that are common in the automotive USB environment. The short-to-battery protection isolates the internal system circuits from any over-voltage conditions at the V<sub>BUS\_CON</sub>, VD+, and VD- pins. On these pins, the TPD3S716-Q1 can handle over-voltage protection up to 18 V for hot plug and DC events. The over-voltage protection circuit provides the most reliable short-to-battery isolation in the industry, shutting off the data switches in 200 ns and protecting the upstream circuitry from harmful voltage and current spikes.


The V<sub>BUS CON</sub> pin also provides an adjustable current limited load switch and handles short-to-ground protection. The device supports V<sub>BUS</sub> currents up to 2.4 A, allowing support for charging USB BC1.2, USB Type-C 5V/1.5A, and proprietary charging schemes up to 2.4 A. The separate enable pins for data and VBUS allow for both host and client-OTG mode. TPD3S716-Q1 also integrates system level IEC 61000-4-2 and ISO 10605 ESD protection on its V<sub>BUS CON</sub>, VD+, and VD- pins removing the need to provide external high voltage, low capacitance diodes.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPD3S716-Q1	SSOP (16)	4.90 mm × 3.90 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

## **Typical Application Schematic**





<b>T</b> -	<b>I</b> _	-	_ £	<b>^</b> -	nte	4
19	n	10	$\alpha$		nto	ntc
10	•	16	OI.	$\mathbf{v}$	IILE	111.3

1	Features 1		8.3 Feature Description	13
2	Applications 1		8.4 Device Functional Modes	16
3	Description 1	9	Application and Implementation	18
4	Revision History2		9.1 Application Information	18
5	Pin Configuration and Functions		9.2 Typical Application	18
6	Specifications4	10	Power Supply Recommendations	23
·	6.1 Absolute Maximum Ratings		10.1 V <sub>BUS</sub> Path	23
	6.2 ESD Ratings—AEC Specification		10.2 V <sub>IN</sub> Pin	2
	6.3 ESD Ratings—IEC Specification	11	Layout	23
	6.4 ESD Ratings—ISO Specification		11.1 Layout Guidelines	2
	6.5 Recommended Operating Conditions		11.2 Layout Example	2
	6.6 Thermal Information5		11.3 Layout Optimized for Thermal Performance	2
	6.7 Electrical Characteristics	12	Device and Documentation Support	20
	6.8 Timing Characteristics		12.1 Documentation Support	20
	6.9 Typical Characteristics9		12.2 Community Resources	20
7	Parameter Measurement Information		12.3 Trademarks	20
8	Detailed Description		12.4 Electrostatic Discharge Caution	20
•	8.1 Overview		12.5 Glossary	20
	8.2 Functional Block Diagram	13	Mechanical, Packaging, and Orderable Information	20


# 4 Revision History

Changes from Revision B (April 2016) to Revision C	Page
Changed Adjustable Hiccup Current Limit from 1.7 A to 2.4 A in the Features section	1
Updated Description section	
Changed Current through V <sub>BUS</sub> switch from 1.7 A to 2.4 A	5
<ul> <li>Updated the R<sub>ADJ</sub> minimum resistance to 57 kΩ in Recommended Operating Conditions table</li> </ul>	<del>!</del>
aDDED new current limit values to Electrical Characteristics table	(
Updated Figure 21	14
Updated I <sub>VBUS</sub> Operating Maximum in Figure 28 to go up to 2.4 A	21
Changes from Revision A (April 2016) to Revision B	Page
Made changes to the <i>Electrical Characteristics</i> table	
Changes from Original (March 2016) to Revision A	Page
Changed device status from Product Preview to Production Data	

Submit Documentation Feedback



# 5 Pin Configuration and Functions



## **Pin Functions**

	PIN	TYPE	DESCRIPTION	
NO.	NAME	ITFE	DESCRIPTION	
1	NC	NC	No connect, leave floating or connect to ground. Do not connect to V <sub>BUS_CON</sub>	
2	V <sub>BUS_CON</sub>	0	Connect to LISP connector // : provides IEC 61000 4 2 ESD protection	
3	V <sub>BUS_CON</sub>	0	Connect to USB connector V <sub>BUS</sub> ; provides IEC 61000-4-2 ESD protection	
4	GND	Ground	Connect to PCB ground plane	
5	VD-	I/O	Connect to USB connector D-; provides IEC 61000-4-2 ESD protection	
6	VD+	I/O	Connect to USB connector D+; provides IEC 61000-4-2 ESD protection	
7	VEN	I	Enable Active-Low Input. Drive $\overline{\text{VEN}}$ low to enable the $V_{BUS}$ path of the device. Drive $\overline{\text{VEN}}$ high to disable the $V_{BUS}$ path of the device	
8	DEN	1	Enable Active-Low Input. Drive DEN low to enable the data path of the device. Drive DEN high to disable the data path of the device	
9	V <sub>IN</sub>	I	Connect to 3.3-V I/O. Controls the OVP threshold for VD+/VD-	
10	FLT	0	Open-Drain fault pin. See the <i>Detailed Description</i> section for operation	
11	D+	I/O	Connect to the internal transceiver D+ pin	
12	D-	I/O	Connect to the internal transceiver D- pin	
13	GND	Ground	Connect to PCB ground plane	
14	V <sub>BUS_SYS</sub>	1	Connect to internal V plane	
15	V <sub>BUS_SYS</sub>	I	Connect to internal V <sub>BUS</sub> plane	
16	I <sub>ADJ</sub>	1	Connect to a resistor to GND to adjust the current limit threshold	



## 6 Specifications

#### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1) (2)

		MIN	MAX	UNIT
V <sub>BUS_CON</sub>	Supply voltage from USB connector	-0.3	18	V
V <sub>BUS_SYS</sub>	Internal Supply DC voltage Rail on the PCB	-0.3	6	V
VD+, VD-	Voltage range from connector-side USB data lines	-0.3	18	V
D+, D–	Voltage range for internal USB data lines	-0.3	V <sub>IN</sub> + 0.3	V
V <sub>IN</sub>	Voltage range for V <sub>IN</sub> supply input	-0.3	4	V
DEN	Waltana and analysis		7	V
VEN	Voltage on enable pins		7	V
I <sub>BUS</sub>	Maximum DC output current on V <sub>BUS_CON</sub> pin <sup>(3)</sup>		2.4	Α
V <sub>IADJ</sub>	Voltage range for I <sub>ADJ</sub> pin	-0.3	V <sub>VBUS_SYS</sub> + 0.3	V
V <sub>FLT</sub>	Voltage range for the FLT pin	-0.3	7	V
T <sub>A</sub>	Operating free air temperature <sup>(3)</sup>	-40	125	°C
T <sub>STG</sub>	Storage temperature	-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### 6.2 ESD Ratings—AEC Specification

			VALUE	UNIT
V	Electrostatio discharge	Human-body model (HBM), per AEC Q100-002 <sup>(1)</sup>	±4000	V
V <sub>(ESD)</sub> Electrostatic discharge	Charged-device model (CDM), per AEC Q100-011	±1500	V	

<sup>(1)</sup> AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

## 6.3 ESD Ratings—IEC Specification

				VALUE	UNIT
V	Clastrostatia diasharas	IEC 61000-4-2, V <sub>BUS CON</sub> ,	Contact discharge <sup>(1)</sup>	±8000	\/
V <sub>(ESD)</sub>	Electrostatic discharge	VD+, VD- pins	Air-gap discharge (1)	±15000	V

<sup>(1)</sup> See Figure 20 for details on system level ESD testing setup.

## 6.4 ESD Ratings—ISO Specification

				VALUE	UNIT
V	Clastrootatia diaaharaa	ISO 10605 (330 pF, 330 Ω),	Contact discharge <sup>(1)</sup>	±8000	\/
V <sub>(ESD)</sub>	Electrostatic discharge	V <sub>BUS_CON</sub> , VD+, VD- pins	Air-gap discharge <sup>(1)</sup>	±15000	V

<sup>(1)</sup> See Figure 20 for details on system level ESD testing setup.

## 6.5 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
V <sub>BUS_CON</sub>	Supply voltage from USB connector		5.9	V
$V_{BUS\_SYS}$	Internal supply DC voltage Rail on the PCB	4.75	5.9	V
VD+, VD-	Voltage range from connector-side USB data lines	0	V <sub>IN</sub> + 0.3	V
D+, D-	Voltage range for internal USB data lines	0	$V_{IN} + 0.3$	V
V <sub>IN</sub>	Voltage range for V <sub>IN</sub> supply	3	3.6	V

<sup>(2)</sup> The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum.

<sup>(3)</sup> Thermal limits and power dissipation limits must be observed.



## **Recommended Operating Conditions (continued)**

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
I <sub>BUS</sub>	Current through V <sub>BUS</sub> switch <sup>(1)</sup>				2.4	Α
VEN, DEN	Voltage range for enable		0		5.9	V
C <sub>SYS</sub>	Input capacitance (2)	V <sub>BUS_SYS</sub> pin		100		μF
C <sub>LOAD</sub>	Output load capacitance (2)	V <sub>BUS_CON</sub> pin	1			μF
C <sub>VIN</sub>	V <sub>IN</sub> capacitance <sup>(2)</sup>	V <sub>IN</sub> pin	1			μF
R <sub>ADJ</sub>	Resistance of R <sub>ADJ</sub> resistor <sup>(2)</sup>	I <sub>ADJ</sub> pin	57			kΩ

<sup>(1)</sup> Depending on your I<sub>BUS</sub> current level, maximum operating junction temperature derating may be required. For I<sub>BUS</sub> > 1.5A, care should be taken in the PCB design to improve the board's thermal coefficient. Please see both the Power Dissipation and Junction Temperature and Layout Optimized for Thermal Performance sections for more details.

#### 6.6 Thermal Information

		TPD3S716-Q1	
	THERMAL METRIC <sup>(1)</sup>	DBQ (SSOP)	UNIT
		16 PINS	
$\theta_{JA}$	Junction-to-ambient thermal resistance	98.8	°C/W
$\theta_{JCtop}$	Junction-to-case (top) thermal resistance	48.0	°C/W
$\theta_{JB}$	Junction-to-board thermal resistance	41.6	°C/W
ΨЈТ	Junction-to-top characterization parameter	8.5	°C/W
ΨЈВ	Junction-to-board characterization parameter	41.2	°C/W
$\theta_{JCbot}$	Junction-to-case (bottom) thermal resistance	N/A	°C/W
θ <sub>JA(Custom)</sub>	See the Layout Optimized for Thermal Performance section	57.0	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

#### 6.7 Electrical Characteristics

over operating free-air temperature range,  $\overline{\text{VEN}} = 0 \text{ V}$ ,  $\overline{\text{DEN}} = 0 \text{ V}$ ,  $V_{\text{BUS\_SYS}} = 5 \text{ V}$ ,  $V_{\text{IN}} = 3.3 \text{ V}$ ,  $V_{\text{D+/VD-/D+/D-/VBUS\_CON}} = 1000 \text{ (unless otherwise noted)}$ 

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY CURRENT	CONSUMPTION					
I <sub>VBUS_SLEEP</sub>	V <sub>BUS</sub> Sleep current consumption	Measured at $V_{BUS\_SYS}$ pin, $\overline{VEN} = 5 \text{ V}$ , $\overline{DEN} = 5 \text{ V}$		45	150	μΑ
I <sub>VBUS</sub>	V <sub>BUS</sub> Operating current consumption	Measured at V <sub>BUS_SYS</sub> pin		285	380	μA
I <sub>VIN</sub>	Leakage current for V <sub>IN</sub>	Measured at V <sub>IN</sub> pin, V <sub>IN</sub> = 3.6 V		12	20	μA
I <sub>ON(LEAK)</sub>	Leakage into V <sub>BUS_SYS</sub> while shorted to battery and powered on	Measured flowing into V <sub>BUS_SYS</sub> pin, V <sub>BUS_SYS</sub> = 5 V, V <sub>BUS_CON</sub> = 18 V		225	300	μA
I <sub>OFF(LEAK)</sub>	Leakage through V <sub>BUS</sub> path while shorted to battery and unpowered	Measured flowing out of V <sub>BUS_SYS</sub> pin, V <sub>BUS_SYS</sub> = 0 V, V <sub>BUS_CON</sub> = 18 V			50	μΑ
I <sub>D(OFF_LEAK)</sub>	Leakage out of data path while shorted to battery and unpowered	Measured flowing out of D+ or D- pins, $V_{BUS\_SYS} = 0 \text{ V}$ , VD+ or VD- = 18 V, $V_{IN} = 0 \text{ V}$ , D+/D- = 0 V	-1		1	μΑ
I <sub>D(ON_LEAK)</sub>	Leakage out of data path while shorted to battery and powered on	Measured flowing out of D+ or D- pins, $V_{BUS\_SYS} = 5 \text{ V}$ , VD+ or VD- = 18 V, $V_{IN} = 3.3 \text{ V}$ , D+/D- = 0 V	-1		1	μΑ
I <sub>VD(OFF_LEAK)</sub>	Leakage into data path while shorted to battery and unpowered	Measured flowing in to VD+ or VD- pins, $V_{BUS\_SYS}$ = 0 V, VD+ or VD- = 18 V, $V_{IN}$ = 0 V, D+/D- = 0 V			85	μΑ
I <sub>VD(ON_LEAK)</sub>	Leakage into data path while shorted to battery and powered on	Measured flowing in to VD+ or VD- pins, $V_{BUS\_SYS}$ = 5 V, VD+ or VD- = 18 V, $V_{IN}$ = 3.3 V D+/D- = 0 V			85	μΑ
V <sub>IN</sub> PIN						
V <sub>UVLO(RISING)</sub>	Undervoltage lockout rising for V <sub>IN</sub>	$\frac{\text{Ramp V}_{\text{IN}} \text{ up until V}_{\text{BUS}} \text{ and Data FETs turn on,}}{\text{VEN} = 0 \text{ V}, \text{DEN} = 0 \text{ V}}$	2.6	2.7	2.9	V
V <sub>UVLO(FALLING)</sub>	Undervoltage lockout falling for V <sub>IN</sub>	$\frac{\text{Ramp V}_{\text{IN}} \text{ down until V}_{\text{BUS}} \text{ and Data FETs turn off,}}{\text{VEN}} = 0 \text{ V}, \frac{\text{DEN}}{\text{DEN}} = 0 \text{ V}$	2.5	2.6	2.8	
VEN, DEN, FLT PIN	s				•	

<sup>(2)</sup> See the Figure 22 for configuration details.



## **Electrical Characteristics (continued)**

over operating free-air temperature range,  $\overline{\text{VEN}} = 0 \text{ V}$ ,  $\overline{\text{DEN}} = 0 \text{ V}$ ,  $V_{\text{BUS\_SYS}} = 5 \text{ V}$ ,  $V_{\text{IN}} = 3.3 \text{ V}$ ,  $V_{\text{D+/VD-/D+/D-/VBUS\_CON}} = 1000 \text{ (unless otherwise noted)}$ 

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>IH</sub>	High-level input voltage	VEN, DEN	Set VEN (DEN)= 0 V; Sweep VEN (DEN) to 1.4 V; Measure when V <sub>BUS</sub> (Data) FET turns off	1.2			V
V <sub>IL</sub>	Low-level input voltage	VEN, DEN	Set VEN (DEN) = 3.3 V; Sweep VEN (DEN) from 3.3 V to 0.5 V; Measure when V <sub>BUS</sub> (Data) FET turns on			0.8	V
I <sub>IL</sub>	Input Leakage Current	VEN, DEN	$\frac{V_{(\overline{DEN})}}{(\overline{DEN})}(V_{(\overline{DEN})})$ = 3.3 V ; Measure Current into $\overline{VEN}$			1	μΑ
V <sub>OL</sub>	Low-level output voltage	FLT	I <sub>OL</sub> = 3 mA			0.4	V
OCP CIRCUIT—V <sub>BUS</sub>						•	
I <sub>LIM</sub>	Overcurrent limit, $R_{ADJ}$ = 280 k $\Omega$ ± 1%	V <sub>BUS</sub>	Progressively load V <sub>BUS_CON</sub> until device asserts FLT	505		620	mA
I <sub>LIM</sub>	Overcurrent limit, R <sub>ADJ</sub> = 158 kΩ ± 1%	V <sub>BUS</sub>	Progressively load V <sub>BUS_CON</sub> until device asserts FLT	0.905		1.1	Α
I <sub>LIM</sub>	Overcurrent limit, $R_{ADJ}$ = 143 k $\Omega$ ± 1%	V <sub>BUS</sub>	Progressively load V <sub>BUS_CON</sub> until device asserts FLT	1.005		1.2	Α
I <sub>LIM</sub>	Overcurrent limit, $R_{ADJ}$ = 93.1 k $\Omega$ ± 1%	V <sub>BUS</sub>	Progressively load V <sub>BUS_CON</sub> until device asserts FLT	1.505		1.8	Α
I <sub>LIM</sub>	Overcurrent limit, $R_{ADJ}$ = 76.8 k $\Omega$ ± 1%	V <sub>BUS</sub>	Progressively load V <sub>BUS_CON</sub> until device asserts FLT	1.8		2.16	Α
I <sub>LIM</sub>	Overcurrent limit, $R_{ADJ}$ = 66.5 k $\Omega$ ± 1%	V <sub>BUS</sub>	Progressively load V <sub>BUS_CON</sub> until device asserts FLT	2.105		2.57	Α
I <sub>LIM</sub>	Overcurrent limit, $R_{ADJ}$ = 57.6 k $\Omega$ ± 1%	V <sub>BUS</sub>	Progressively load V <sub>BUS_CON</sub> until device asserts FLT	2.405		2.93	Α
I <sub>LIM</sub>	Overcurrent limit, I <sub>ADJ</sub> = GND	V <sub>BUS</sub>	Progressively load V <sub>BUS_CON</sub> until device asserts FLT	550	700	850	mA
I <sub>LIM</sub>	Overcurrent limit, I <sub>ADJ</sub> = V <sub>BUS SYS</sub>	V <sub>BUS</sub>	Progressively load V <sub>BUS_CON</sub> until device asserts FLT	1.1	1.4	1.7	Α
OVER TEMPERATURE	PROTECTION	l					
T <sub>SD(RISING)</sub>	The rising over-temperat shutdown threshold	ure protection	V <sub>BUS_SYS</sub> = 5 V, <del>VEN</del> = 0 V, <del>DEN</del> = 0 V, No Load on V <sub>BUS_CON</sub> , T <sub>A</sub> stepped up until <del>FLT</del> is asserted	150	165	180	°C
$T_{SD(FALLING)}$	The falling over-tempera shutdown threshold	ture protection	V <sub>BUS_SYS</sub> = 5 V, VEN = 0 V, DEN = 0 V, No Load on V <sub>BUS_CON</sub> , T <sub>A</sub> stepped down from T <sub>SD(RISING)</sub> until FLT is deasserted	125	130	142	°C
T <sub>SD(HYST)</sub>	The over-temperature proshutdown threshold hysto		T <sub>SD(RISING)</sub> - T <sub>SD(FALLING)</sub>	10	35	55	°C
OVP CIRCUIT—V <sub>BUS</sub>							
V <sub>OVP(RISING)</sub>	Input overvoltage protection threshold	V <sub>BUS_CON</sub>	Increase V <sub>BUS_CON</sub> from 5 V to 7 V. Measure when FLT is asserted	5.6	5.8	6	V
V <sub>HYS(OVP)</sub>	Hysteresis on OVP	V <sub>BUS_CON</sub>	Difference between rising and falling OVP thresholds on V <sub>BUS_CON</sub>		50		mV
V <sub>OVP(FALLING)</sub>	Input overvoltage protection threshold	V <sub>BUS_CON</sub>	Decrease V <sub>BUS_CON</sub> from 7 V to 5 V. Measure when FLT is deasserted	5.52	5.75	5.98	V
V <sub>REV_SUPPLY</sub> (RISING)	Reverse supply detection threshold	V <sub>BUS_CON</sub> - V <sub>BUS_SYS</sub>	Set $V_{BUS\_SYS}$ to 5 V. Increase $V_{BUS\_CON}$ from $V_{BUS\_SYS}$ to $V_{BUS\_SYS} + 300$ mV. Measure the value of $V_{BUS\_CON} - V_{BUS\_SYS}$ when $\overline{FLT}$ asserts. $25^{\circ}C \leq T_{A} \leq 125^{\circ}C$	140	200	260	mV
V <sub>REV_SUPPLY</sub> (FALLING)	Reverse supply detection threshold	V <sub>BUS_CON</sub> - V <sub>BUS_SYS</sub>	Set $V_{BUS\_SYS}$ to 5 V. Decrease $V_{BUS\_CON}$ from $V_{BUS\_SYS} + 300$ mV to $V_{BUS\_SYS}$ . Measure the value of $V_{BUS\_CON} - V_{BUS\_SYS}$ when FLT deasserts. $25^{\circ}C \leq T_{A} \leq 125^{\circ}C$	70 120		165	mV
V <sub>REV_SUPPLY(HYST)</sub>	Hysteresis on reverse supply detection	V <sub>BUS_CON</sub> - V <sub>BUS_SYS</sub>	Difference between rising and falling reverse supply detection thresholds		80		mV
V <sub>UVLO(SYS_RISING)</sub>	Undervoltage lockout rising for V <sub>BUS_SYS</sub>	V <sub>BUS_SYS</sub>	V <sub>BUS_SYS</sub> voltage rising from 0 V to 5 V	3.1	3.3	3.6	V
V <sub>HYS(UVLO_SYS)</sub>	V <sub>BUS_SYS</sub> UVLO Hysteresis	V <sub>BUS_SYS</sub>	Difference between rising and falling UVLO thresholds on V <sub>BUS_SYS</sub>	50	75	100	mV
V <sub>UVLO(SYS_FALLING)</sub>	Undervoltage lockout falling for V <sub>BUS SYS</sub>	V <sub>BUS_SYS</sub>	V <sub>BUS_SYS</sub> voltage falling from 5 V to 2.9 V	3	3.2	3.5	V

Submit Documentation Feedback

Copyright © 2016, Texas Instruments Incorporated



## **Electrical Characteristics (continued)**

over operating free-air temperature range,  $\overline{\text{VEN}} = 0 \text{ V}$ ,  $\overline{\text{DEN}} = 0 \text{ V}$ ,  $V_{\text{BUS\_SYS}} = 5 \text{ V}$ ,  $V_{\text{IN}} = 3.3 \text{ V}$ ,  $V_{\text{D+/VD-/D+/D-/VBUS\_CON}} = 1000 \text{ (unless otherwise noted)}$ 

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>SHRT(RISING)</sub>	Short-to-ground comparator rising threshold	V <sub>BUS_CON</sub>	Increase V <sub>BUS_CON</sub> voltage from 0 V until the device transitions from the short-circuit to over-current mode of operation	2.5	2.6	2.7	V
V <sub>SHRT(FALLING)</sub>	Short-to-ground comparator falling threshold	V <sub>BUS_CON</sub>	Set $V_{BUS\_SYS} = 5 \text{ V}$ ; $V_{IN} = 3.3 \text{ V}$ ; $\overline{VEN} = 0 \text{ V}$ , $\overline{DEN} = 0 \text{ V}$ ; Decrease $V_{BUS\_CON}$ voltage from 5 V until the device transitions from the over-current to short-circuit mode of operation	2.4	2.5	2.6	V
V <sub>SHRT(HYST)</sub>	Short-to-ground comparator hysteresis	V <sub>BUS_CON</sub>	Difference between $V_{SHRT(RISING)}$ and $V_{SHRT(FALLING)}$		125		mV
I <sub>SHRT</sub>	Short-to-ground current source	V <sub>BUS_CON</sub>	Current sourced from $V_{\mbox{\scriptsize BUS\_SYS}}$ when device is in short-circuit mode	150		350	mA
OVP CIRCUIT—VE	D+/VD-						
V <sub>OVP(RISING)</sub>	Input overvoltage protection threshold	VD+/VD-	Increase VD+ or VD- (with D+ and D-) from 3.3 V to 4.5 V. Measure the value at which FLT is asserted	V <sub>IN</sub> + 0.6	V <sub>IN</sub> + 0.8	V <sub>IN</sub> + 1	V
V <sub>HYS(OVP)</sub>	Hysteresis on OVP	VD+/VD-	Difference between rising and falling OVP thresholds on VD+/VD-		50		mV
$V_{OVP(FALLING)}$	Input overvoltage protection threshold	VD+/VD-	Decrease VD+ or VD– (with D+ or D–) from 4.5 V to 2 V. Measure the value at FLT is deasserted	V <sub>IN</sub> + 0.525	V <sub>IN</sub> + 0.75	V <sub>IN</sub> + 0.975	V
SHORT TO BATTE	ERY						
V <sub>(VBUS_STB)</sub>	V <sub>BUS</sub> hotplug short-to- battery tolerance	V <sub>BUS_CON</sub>	Charge battery-equivalent capacitor to test voltage then discharge to pin under test through a 1 meter,			18	V
V <sub>(DATA_STB)</sub>	Data line hotplug short- to-battery tolerance	VD+/VD-	18 gauge wire. (See Figure 19 for more details)			18	V
DATA LINE SWITC	CHES-VD+ to D+ or VD- to D	<b>)</b> _					
C <sub>ON</sub>	Equivalent On Capacitar	nce	Capacitance of D+/D- switches when enabled – measure on connector side at VDx = 0.4 V		6.9		pF
R <sub>ON</sub>	On Resistance		Measure resistance between D+ and VD+ or D- and VD-, voltage between 0 V and 0.4 V		4	6.5	Ω
R <sub>ON(Flat)</sub>	On Resistance flatness		Measure resistance between D+ and VD+ or D- and VD-, sweep voltage between 0 V and 0.4 V		0.2	1	Ω
BW <sub>ON</sub>	On Bandwidth (-3dB)		Measure $S_{21}$ bandwidth from D+ to VD+ or D- to VD- with voltage swing = 400 mVpp, $V_{CM}$ = 0.2 V		910		MHz
BW <sub>ON_DIFF</sub>	On Bandwidth (-3dB)		Measure $S_{DD21}$ bandwidth from D+ to VD+ and D- to VD- with voltage swing = 800 mVpp differential, $V_{CM}$ = 0.2 V		1050		MHz
X <sub>talk</sub>	Crosstalk		Measure $S_{21}$ bandwidth from D+ to VD- or D- to VD+ with voltage swing = 400 mVpp. Make sure to terminate open sides to 50 ohms. f = 480 MHz		-28		dB
nFET SWITCH—VE	BUS						
R <sub>(DISCHARGE)</sub>	Output discharge resista	nce	VEN = 5 V, DEN = 5 V, Set V <sub>BUS_CON</sub> = 5 V and measure current flow to ground		18	30	kΩ
R <sub>ON</sub>	V <sub>BUS</sub> path ON resistance		$V_{BUS\_CON}$ = 5 V, $I_{OUT}$ = 1.5 A. See Figure 29 for a plot of the maximum $V_{BUS}$ R <sub>ON</sub> possible at a given junction temperature		63	135	mΩ

# 6.8 Timing Characteristics

over operating free-air temperature range,  $\overline{\text{VEN}}$  = 0 V,  $\overline{\text{DEN}}$  = 0 V,  $V_{\text{BUS\_SYS}}$  = 5 V,  $V_{\text{IN}}$  = 3.3 V, D+/D- = 45  $\Omega$  to GND, VD+/VD-/ $V_{\text{BUS\_CON}}$  = float (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>ENABLE PIN</b>						
t <sub>ON_HOST</sub>	Host mode enable on time	Time between $\overline{\text{VEN}}$ and $\overline{\text{DEN}}$ asserted low and $V_{BUS}$ and Data FETs turn on, $C_{VBUS\_CON} = 0~\mu F$		5.7		ms
t <sub>ON_CLIENT</sub>	Client mode enable on time	Time between $\overline{\text{DEN}}$ asserted low and Data FETs turn on. $\overline{\text{VEN}}$ remains high		2.4		ms
t <sub>OFF_HOST</sub>	Host mode disable time	Time between $\overline{VEN}$ and $\overline{DEN}$ deasserted high and $V_{BUS}$ and Data FETs turn off, $C_{VBUS\_CON} = 0~\mu F$		30		μs



## **Timing Characteristics (continued)**

over operating free-air temperature range,  $\overline{\text{VEN}}$  = 0 V,  $\overline{\text{DEN}}$  = 0 V,  $V_{\text{BUS\_SYS}}$  = 5 V,  $V_{\text{IN}}$  = 3.3 V, D+/D- = 45  $\Omega$  to GND, VD+/VD-/ $V_{\text{BUS\_CON}}$  = float (unless otherwise noted)


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>OFF_CLIENT</sub>	Client mode disable time	Time between DEN deasserted high and Data FETs turn off. VEN remains high		5		μs
t <sub>HOST_TO_CLIE</sub>	Host to Client mode transition time	Time between $\overline{VEN}$ deasserted high and $V_{BUS}$ FET turns off. $\overline{DEN}$ remains low, $C_{VBUS\_CON}$ = 0 $\mu F$		70		μs
t <sub>CLIENT_TO_HO</sub>	Client to Host mode transition time	$\frac{\text{Time between }\overline{\text{VEN}}\text{ asserted low and }V_{\text{BUS}}\text{ FET turns on.}}{\text{DEN remains low, }C_{\text{VBUS}\_\text{CON}}=0~\mu\text{F}}$		3.4		ms
OVER CURRE	ENT PROTECTION					
t <sub>BLANK</sub>	Overcurrent blanking time	Time from overcurrent condition until $\overline{\text{FLT}}$ assertion and $V_{\text{BUS}}$ FET turn off			2	ms
t <sub>RETRY</sub>	Overcurrent retry time	Time from overcurrent FET shut off until FET turns back on		100		ms
t <sub>RECV</sub>	Overcurrent recovery time	Time from end of t <sub>RETRY</sub> until FLT deassertion if overcurrent condition is removed		8		ms
OVER VOLTA	GE PROTECTION					
t <sub>OVP_response</sub>	OVP Response time – V <sub>BUS</sub>	Measured from OVP Condition to FET turnoff		2	4	μs
t <sub>OVP_response</sub>	OVP Response time – data switches	Measured from OVP Condition to FET turnoff		200		ns
t <sub>OVP_FLT_</sub> ASSE RT	OVP FLT assertion time	Measured from an OVP Condition to FLT assertion		14		μs
SHORT TO G	ROUND PROTECTION				•	
t <sub>SHRT</sub>	Short to ground response time	Time from short condition until current falls below 120% of $I_{SHRT},C_{VBUS\_CON}=0~\mu F$		2	4	μs
t <sub>SHRT_FLTZ</sub>	Short to ground FLT assertion time	Time from short condition until $\overline{FLT}$ is asserted, $C_{VBUS\_CON} = 0~\mu F$		20	_	μs
REVERSE SU	IPPLY DETECTION					
t <sub>REV_SUPPLY_</sub> BLANK	Reverse supply blanking time	Time from reverse current condition until FLT assertion			2	ms

Product Folder Links: TPD3S716-Q1

Submit Documentation Feedback




## 6.9 Typical Characteristics



# TEXAS INSTRUMENTS

## **Typical Characteristics (continued)**




Submit Documentation Feedback

Copyright © 2016, Texas Instruments Incorporated



## **Typical Characteristics (continued)**



Copyright © 2016, Texas Instruments Incorporated

Submit Documentation Feedback



## 7 Parameter Measurement Information




Figure 19. Short-to-Battery System Test Setup




Figure 20. ESD System Test Setup

Submit Documentation Feedback




## 8 Detailed Description

#### 8.1 Overview

The TPD3S716-Q1 provides a single-chip ESD protection and over voltage protection solution for automotive USB interfaces. It offers short to <u>battery</u> protection up to 18 V and short to ground protection on  $V_{BUS\_CON}$ . The TPD3S716-Q1 also provides a FLT pin that indicates to the system if a fault condition has occurred. The TPD3S716-Q1 offers ESD clamps on the  $V_{BUS\_CON}$ , VD+, and VD- pins, therefore eliminating the need for external TVS clamp circuits in the application.

The TPD3S716-Q1 has internal circuitry that controls the turnon of the internal  $\underline{\mathsf{nFET}}$  switches. An internal oscillator controls the timers that enable the switches and resets the open-drain  $\overline{\mathsf{FLT}}$  output. If  $\mathsf{V}_{\mathsf{BUS\_CON}}$  and  $\mathsf{VD+/VD-}$  are less than  $\mathsf{V}_{\mathsf{OVP}}$ , the switches are enabled. After an internal delay the charge-pump starts-up and turns on the internal nFET switches through a soft start. At any time, if any of the external USB pins rise above their respective  $\mathsf{V}_{\mathsf{OVP}}$  thresholds, the nFET switches are turned OFF and the FLT pin is pulled LOW.

#### 8.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

#### 8.3 Feature Description

#### 8.3.1 AEC-Q100 Qualified

The TPD3S716-Q1 is an automotive qualified device according to the AEC-Q100 standards. The TPD3S716-Q1 is qualified to operate from –40 to +125°C ambient temperature.

## 8.3.2 Short-to-Battery and Short-to-Ground Protection on V<sub>BUS CON</sub>

The V<sub>BUS CON</sub> pin is protected against shorts to battery and shorts to ground.

If a voltage on  $V_{BUS\_CON}$  is detected as too low (below the  $V_{SHRT}$  threshold) after the device is enabled, the device enters short-circuit protection mode and asserts  $\overline{FLT}$ . It sources the  $I_{SHRT}$  current until it detects the voltage rising above the  $V_{SHRT}$  threshold, where it resumes standard operating mode and deasserts  $\overline{FLT}$ .

If a voltage above the  $V_{OVP}$  threshold is detected by the device, it shuts off all FETs and assert a fault on the  $\overline{FLT}$  pin. When the excessive voltage is removed, the device automatically re-enables and  $\overline{FLT}$  deasserts.



#### **Feature Description (continued)**

## 8.3.3 Short-to-Battery and Short-to-V<sub>BUS</sub> Protection on VD+, VD-

The VD+ and VD- pins are protected against shorts to battery and shorts to bus. The OVP threshold on the VD+ and VD- pins is low enough that it protects against shorts to  $V_{BUS}$ .

When a voltage above the  $V_{OVP}$  threshold is detected by the device, it shuts off all FETs and asserts a fault on the  $\overline{FLT}$  pin. When the excessive voltage is removed, the device automatically re-enables and  $\overline{FLT}$  deasserts.

## 8.3.4 ESD Protection on V<sub>BUS CON</sub>, VD+, VD-

The protected pins ( $V_{BUS\_CON}$ , VD+, VD-) are tested to pass the IEC 61000-4-2 ESD standard up to Level 4 ESD protection. Additionally, these pins are tested against ISO 10605 with the 330-pF, 330-  $\Omega$  equivalent network. This guarantees passing of at least ±8-kV contact discharge and ±15-kV air gap discharge according to both standards. See Figure 20 for the test set-up used for testing IEC 61000-4-2 and ISO 10605.

#### 8.3.5 Low Ron nFET V<sub>BUS</sub> Switch

The  $V_{BUS}$  switch has a low  $R_{ON}$  that provides minimal voltage droop from system to connector. Typical resistance is 63 m $\Omega$  and is specified for 135 m $\Omega$  at 150°C junction temperature.

#### 8.3.6 High Speed Data Switches

The D+ and D- switches have a very low capacitance and a high bandwidth (1-GHz typical), allowing for a clean USB 2.0 eye diagram.

#### 8.3.7 Adjustable Hiccup Current Limit up to 2.4-A

The  $V_{BUS}$  path of this device has an integrated overcurrent protection circuit. The current limit threshold for the overcurrent protection is adjustable via an external resistor  $R_{ADJ}$  to GND on the  $I_{ADJ}$  pin. Equation 1 to Equation 3 approximate the minimum, nominal, and maximum current limit values for TPD3S716-Q1 assuming a 1% tolerant resistor:

$$I_{LIM(TYP)} = 143 \times R_{ADJ}^{(-0.983)}$$
 (1)

$$I_{LIM(MIN)} = 129 \times R_{ADJ}^{(-0.981)} - 0.02$$
 (2)

$$I_{LIM(MAX)} = 141.5 \times R_{ADJ}^{(-0.962)} + 0.015$$
 (3)




Figure 21. TPD3S716-Q1 Current Limit Thresholds vs. R<sub>ADJ</sub>

Equation 1, Equation 2 and Equation 3 are useful for approximating the current limit threshold of TPD3S716-Q1; however, they do not constitute as part of Tl's published device specifications for purposes of Tl's product warranty. For the officially tested current limit threshold values, see the *Electrical Characteristics* table.

When the  $V_{BUS}$  current exceeds the overcurrent threshold, the device goes into a fault state where it limits the current to the overcurrent threshold value and asserts the FLT pin. After a short blanking time, the device cycles on and off to try to check if the connected device is still in overcurrent.



#### **Feature Description (continued)**

#### 8.3.8 Fast Over-Voltage Response Time

The over-voltage FETs are designed to have a fast turnoff time to protect the upstream SoC as quickly as possible. Typical response time for complete turnoff is 2  $\mu$ s for the  $V_{BUS}$  path and 200 ns for the data path.

#### 8.3.9 Independent V<sub>BUS</sub> and Data Enable Pins for Configuring both Host and Client/OTG Mode

The TPD3S716-Q1 has two enable inputs to turn on and off the device's internal FETs. The  $\overline{\text{VEN}}$  pin disables and enables the V<sub>BUS</sub> path. The  $\overline{\text{DEN}}$  pin disables and enables the data path. Independent control of the V<sub>BUS</sub> and data paths enables the TPD3S716-Q1 to be configured for both USB Host and Client/OTG mode. See Table 1.

#### 8.3.10 Fault Output Signal

The TPD3S716-Q1 has a fault pin ,FLT that indicates when there is any sort of fault condition because of an OVP, OCP, short-circuit, reverse-current, or thermal shutdown event occurring.

#### 8.3.11 Thermal Shutdown Feature

In the event that the device exceeds the maximum allowable junction temperature, the thermal shutdown circuit disables the  $V_{BUS}$  and data switches and assert the fault pin low.

#### 8.3.12 16-Pin SSOP Package

The TPD3S716-Q1 is packaged in a standard 16-pin SSOP leaded package.

#### 8.3.13 Reverse Current Detection

If  $V_{BUS\_CON}$  exceeds  $V_{BUS\_SYS}$  by a voltage greater than  $V_{REV\_SUPPLY(RISING)}$  for  $t_{REV\_SUPPLY\_BLANK}$ , then TPD3S716-Q1 detects this reverse current condition and asserts the fault pin. When  $V_{BUS\_CON} - V_{BUS\_SYS}$  falls below  $V_{REV\_SUPPLY(FALLING)}$ , the fault pin is be deasserted and TPD3S716-Q1 enters back into its normal operating mode.



#### 8.4 Device Functional Modes

#### 8.4.1 Normal Operation

The TPD3S716-Q1 operates in normal operation modes when enabled, both  $V_{BUS\_SYS}$  and  $V_{IN}$  are above their UVLO thresholds, and the device is not in any fault conditions. Table 1 shows the normal operating modes of the TPD3S716-Q1.

**Table 1. Device Normal Operating Mode Table** 

MODE	VEN	DEN	V <sub>BUS</sub> PATH	DATA PATH
USB Host	0	0	ON	ON
Power Only	0	1	ON	OFF
USB Client/OTG	1	0	OFF	ON
Disabled	1	1	OFF	OFF

#### 8.4.2 Overvoltage Condition

When the VD+, VD-, or  $V_{BUS\_CON}$  pins exceed their OVP threshold, the device enters the overvoltage state. All FETs are disabled and the FLT pin is asserted. When the protected pins drop below their OVP threshold, the device automatically turns back on and deasserts the FLT pin. An overvoltage condition is only detected on an enabled path. For example, if the data path is enabled and the  $V_{BUS}$  path is disabled (USB Client/OTG mode), if an overvoltage condition occurs on  $V_{BUS\_CON}$ , the fault pin is not be asserted. However, because the FETs of disabled paths are already turned off, proper protection from overvoltage conditions are still guaranteed by the device on disabled paths.

#### 8.4.3 Overcurrent Condition

When the current through the  $V_{BUS}$  path exceeds the  $I_{LIM}$  current threshold, the device enters into the overcurrent state. The TPD3S716-Q1 limits current to the  $I_{LIM}$  threshold by dropping voltage across the  $V_{BUS}$  FET to maintain constant current. When it continues to sense an overcurrent condition for the blanking time ( $t_{BLANK}$ ), the device disables itself for the retry time ( $t_{RETRY}$ ) and then retry automatically for the retry time ( $t_{BLANK}$ , In the event that the current is below the overcurrent threshold, the device deasserts fault and resumes normal operation.

#### 8.4.4 Short-Circuit Condition

If the voltage on the  $V_{BUS\_CON}$  side is pulled below the  $V_{SHRT}$  threshold while the device is enabled, the TPD3S716-Q1 enters the short-circuit mode. It sources a constant current of  $I_{SHRT}$  until it rises above the  $V_{SHRT}$  threshold. When that occurs, the device automatically re-enters normal operation and deasserts the fault pin.



## 8.4.5 Device Logic Table

Table 2 shows the TPD3S716-Q1 logic table.

Table 2. TPD3S716-Q1 Logic Table

Mode	VEN	DEN	V <sub>BUS_CON</sub>	VDx	I <sub>VBUS</sub>	V <sub>BUS_SYS</sub>	TJ	FLT	V <sub>BUS</sub> PATH	DATA PATH
Unpowered	Х	Х	X	Х	None	< UVLO	Х	Н	OFF	OFF
Disabled	Н	Н	Х	Х	None	> UVLO	< TSD	Н	OFF	OFF
Host	L	L	< OVP & < V <sub>BUS_SYS</sub> + 200 mV(typical) & > V <sub>SHRT</sub>	< OVP	< OCP	> UVLO	< TSD	Н	ON	ON
Client/OTG	Н	L	X	< OVP	None	> UVLO	< TSD	Н	OFF	ON
Power Only	L	Н	< OVP & < V <sub>BUS_SYS</sub> + 200 mV(typical) & > V <sub>SHRT</sub>	X	< OCP	> UVLO	< TSD	Н	ON	OFF
Thermal Shutdown	Х	Х	X	х	None	> UVLO	> TSD	L	OFF	OFF
Host: V <sub>BUS</sub> OVP Fault	L	L	> OVP	х	None	> UVLO	< TSD	L	OFF	OFF
Host: Data OVP Fault	L	L	Х	> OVP	None	> UVLO	< TSD	L	OFF	OFF
Host: OCP Fault	L	L	< OVP & < V <sub>BUS_SYS</sub> + 200 mV(typical) & > V <sub>SHRT</sub>	х	> OCP	> UVLO	< TSD	L	CURRENT LIMITED, AUTO- RETRY	AUTO-RETRY
Host: Short- Circuit Fault	L	L	< V <sub>SHRT</sub>	Х	Х	> UVLO	< TSD	L	CURRENT LIMITED 250 mA (typical)	OFF
Host: RCP Fault	L	L	< OVP & > V <sub>BUS_SYS</sub> + 200 mV (typical)	Х	Х	> UVLO	< TSD	L	ON	ON
OTG: Data OVP Fault	Н	L	X	> OVP	None	> UVLO	< TSD	L	OFF	OFF
Power Only: V <sub>BUS</sub> OVP Fault	L	Н	> OVP	х	None	> UVLO	< TSD	L	OFF	OFF
Power Only: OCP Fault	L	Н	х	Х	> OCP	> UVLO	< TSD	L	CURRENT LIMITED, AUTO- RETRY	OFF
Power Only: Short- Circuit Fault	L	Н	< V <sub>SHRT</sub>	Х	Х	> UVLO	< TSD	L	CURRENT LIMITED 250 mA (typical)	OFF
Power Only: RCP Fault	L	Н	< OVP & > V <sub>BUS_SYS</sub> + 200 mV (typical)	Х	X	> UVLO	< TSD	L	ON	OFF



## 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 9.1 Application Information

The TPD3S716-Q1 offers fully featured automotive USB2.0 protection including short-to-battery, overcurrent, and ESD protection. Care must be taken during the implementation to make sure the device provides adequate protection to the system.

## 9.2 Typical Application

Figure 22 shows a fully featured USB2.0 high speed port, with an 18-V short-to-battery requirement on the connector side.




Figure 22. Typical Application Configuration for TPD3S716-Q1

#### 9.2.1 Design Requirements

Table 3 shows the TPD3S716-Q1 input parameters for this application example.

**Table 3. Design Parameters** 

DESIGN PARAMETER	EXAMPLE VALUE				
Short-to-battery tolerance on VD+, VD-, V <sub>BUS_CON</sub>	18 V				
Max current in normal operation on V <sub>BUS</sub>	1.5 A				
Current Limit Setting on V <sub>BUS</sub>	1.505 A (minimum)				
Maximum Ambient Temperature Requirement	105°C				
USB Data Rate	480 Mbps				



#### 9.2.2 Detailed Design Procedure

The following parameters must be known to the designer to begin the design process:

- Short-to-battery tolerance on connector pins
- Maximum current in normal operation on V<sub>BUS</sub>
- · Maximum operating ambient temperature
- USB Data Rate

#### 9.2.2.1 Short-to-Battery Tolerance

The TPD3S716-Q1 is capable of handling up to 18 V DC on the VD+, VD-, and  $V_{BUS\_CON}$  pins. In the event of a short-to-battery on  $V_{BUS\_CON}$ , significant ringing would be expected because of the hot plug-like nature of the short-to-battery event. In typical ceramic capacitor configurations, a standard RLC response is expected which results in a ringing of nearly two times the applied DC voltage. The TPD3S716-Q1 is capable of withstanding the transient ringing from hot plug-like events, assuming some precautions are taken.

Careful capacitor selection on the  $V_{BUS\_CON}$  pin must be observed. A capacitor with a low derating percentage under the applied voltages must be used to prevent excess ringing. In the example, a 1- $\mu$ F, 100-V tolerant ceramic X7R capacitor is used. It is best practice to carefully select the capacitors used in this circuit to prevent derating-based voltage spikes under hot plug events. See Figure 25 and Figure 26 to compare ringing of a 50-V capacitor to a 100-V capacitor. Figure 27 shows the 100-V capacitor with the TPD3S716-Q1 installed.

Another alternative to a high rated ceramic capacitor is to implement either a standard R-C snubber circuit, or a small external TVS diode. Depending on the short-to-battery tolerance needed, no special precautions may be needed.

#### 9.2.2.2 Maximum Current on V<sub>BUS</sub>

The TPD3S716-Q1 is capable of operating up to 2.4 A maximum DC current. In this example, the maximum current for USB2.0 BC1.2 of 1.5 A has been chosen.

#### 9.2.2.3 Power Dissipation and Junction Temperature

This section demonstrates how to analyze the power dissipation and junction temperature of the TPD3S716-Q1 to validate that the application requirements of an  $I_{VBUS}$  operating current level of 1.5 A and a maximum operating ambient temperature of 105 °C can be met.

It is good design practice to estimate power dissipation and maximum expected junction temperature of TPD3S716-Q1. This is important to insure the device does not go into thermal shutdown in normal operation and that the long term reliability of the device is maintained. Using Equation 4 to Equation 6, the system designer can control choices of the device's proximity to other power dissipating devices and the design of the printed circuit board (PCB). These have a direct influence on maximum junction temperature. Other factors, such as airflow and maximum ambient temperature, are often determined by system considerations. It is important to remember that these calculations do not include the effects of adjacent heat sources, and enhanced or restricted air flow. Addition of extra PCB copper area around these devices is recommended to reduce the thermal impedance and maintain the junction temperature as low as practical.

For TPD3S716-Q1, the operating junction temperature must be kept below 150°C in order to prevent the device from going into thermal shutdown. Equation 4 is used to calculate the junction temperature of the device:

$$T_J = T_A + [(I_{OUT}^2 \times R_{ON}) \times R_{\theta JA}]$$

where

- I<sub>OUT</sub> = Rated OUT pin current (A)
- R<sub>ON</sub> = Power path on-resistance at an assumed T<sub>J</sub> (Ω)
- T<sub>A</sub> = Maximum ambient temperature (°C)
- T<sub>J</sub> = Maximum junction temperature (°C)
- R<sub>θJA</sub> = Thermal resistance (°C/W)

(4)

This application example requires an I<sub>VBUS</sub> operating current level of 1.5 A. TPD3S716-Q1 has maximum junction temperature derating requirements depending on the maximum operating current of the device according to Equation 5:

 $T_{J(MAX)} = -15.6 \times (I_{VBUS(MAX OPERATING)}) + 161.5 (°C)$ 

Submit Documentation Feedback



where

- T<sub>J(MAX)</sub> = Maximum allowed junction temperature (°C)
- I<sub>VBUS(MAX OPERATING)</sub> = Maximum I<sub>VBUS</sub> operating current (A)

(5)

See Figure 28 for a plot of the reliability curve equation. Using this equation, 138.1°C is the maximum allowed junction temperature in this application.

This example requires a maximum operating ambient temperature of 105°C. To determine if this can be supported using Equation 4, the maximum  $V_{BUS}$  path  $R_{ON}$  must be determined. Equation 6 calculates the maximum  $V_{BUS}$  path  $R_{ON}$  possible for TPD3S716-Q1 for a given junction temperature:

$$R_{ON(MAX)} = (T_J + 183.15) / 2726.7 (\Omega)$$

where

- $R_{ON(MAX)}$  = Maximum  $V_{BUS}$   $R_{ON}$  at a given junction temperature ( $\Omega$ )
- T<sub>.I</sub> = Device junction temperature (°C)

(6)

See Figure 29 for a plot of the maximum  $V_{BUS}$  path  $R_{ON}$  vs. Junction Temperature curve. Using the above equation, the maximum  $V_{BUS}$   $R_{ON}$  possible for TPD3S716-Q1 at 138.1°C is  $R_{ON(MAX)} = 0.118 \Omega$ .

Using the calculated parameters for this example and the standard datasheet  $R_{\theta JA}$  for TPD3S716-Q1, the maximum operating ambient temperature possible in this example is  $T_A = 111^{\circ}\text{C}$ . Because this is greater than the application requirement of 105°C, TPD3S716-Q1 can safely be operated at 1.5 A with  $R_{\theta JA} = 98.8$  (°C/W). If the resulting ambient temperature in the above calculations resulted in a  $T_A < 105$  °C, methods for improving  $R_{\theta JA}$  would need to be taken. See the *Layout Optimized for Thermal Performance* section for guidelines on improving  $R_{\theta JA}$  for TPD3S716-Q1. The example given in the *Layout Optimized for Thermal Performance* yields an  $R_{\theta JA} = 57$  (°C/W). Excellent thermal performance of TPD3S716-Q1 can be achieved with the proper PCB layout.

#### 9.2.2.4 USB Data Rate


The TPD3S716-Q1 is capable of operating at the maximum USB2.0 High Speed data rate of 480-Mbps because of the high data switch bandwidth of 1-GHz (typical). In this design example the maximum data rate of 480-Mbps has been chosen.

Submit Documentation Feedback


Copyright © 2016, Texas Instruments Incorporated



#### 9.2.3 Application Curves









## 10 Power Supply Recommendations

#### 10.1 V<sub>BUS</sub> Path

The  $V_{BUS\_SYS}$  pins provide power to the chip and supply current through the load switch to  $V_{BUS\_CON}$ . A 100- $\mu$ F bulk capacitor is recommended on  $V_{BUS\_SYS}$  to supply the USB port and maintain compliance. A 1- $\mu$ F capacitor is recommended on the  $V_{BUS\_CON}$  pin with adequate voltage rating to tolerate short-to-battery conditions. A supply voltage above the UVLO threshold for  $V_{BUS\_SYS}$  must be supplied for the device to power on.

#### 10.2 V<sub>IN</sub> Pin

The  $V_{IN}$  pin provides a voltage reference for the data switch OVP level as well as a bypass for ESD clamping. A 1- $\mu$ F capacitor must be placed as close to the pin as possible and the supply must be set to be above the UVLO threshold for  $V_{IN}$ .

#### 11 Layout

#### 11.1 Layout Guidelines

Proper routing and placement maintains signal integrity for high-speed signals. The following guidelines apply to the TPD3S716-Q1:

- Place the bypass capacitors as close as possible to the V<sub>IN</sub>, V<sub>BUS\_SYS</sub>, and V<sub>BUS\_CON</sub> pins. Capacitors must be attached to a solid ground. This minimizes voltage disturbances during transient events such as short-to-battery, ESD, or overcurrent conditions.
- High speed traces (data switch path) must be routed as straight as possible and any sharp bends must be minimized.

Standard ESD recommendations apply to the VD+, VD-, and  $V_{BUS\ CON}$  pins as well:

- The optimum placement is as close to the connector as possible.
  - EMI during an ESD event can couple from the trace being struck to other nearby unprotected traces, resulting in early system failures.
  - The PCB designer must minimize the possibility of EMI coupling by keeping any unprotected traces away from the protected traces which are between the TVS and the connector.
- Route the protected traces as straight as possible.
- Eliminate any sharp corners on the protected traces between the TVS and the connector by using rounded corners with the largest radii possible.
  - Electric fields tend to build up on corners, increasing EMI coupling.

#### 11.2 Layout Example

Figure 30 shows a full layout for a standard USB2.0 port. A common mode choke and inductors are used on the high speed data lines, and the requisite bypassing caps are placed on  $V_{BUS\_CON}$ ,  $V_{BUS\_SYS}$ , and  $V_{IN}$ .



## **Layout Example (continued)**




Figure 30. Typical Layout Example for TPD3S716-Q1

#### 11.3 Layout Optimized for Thermal Performance

Figure 31 and Figure 32 show images from a real PCB design optimized for the best thermal performance for TPD3S716-Q1. This PCB layout has 6 layers (2 signal and 4 plane layers). The 2 signal layers are the outer layers of the PCB and constructed with 2-oz copper, and the 4 internal plane layers are constructed with 1-oz copper. Using this PCB layout yielded an  $R_{\theta JA(CUSTOM)} = 57$  (°C/W). The images contain rough dimensions of the copper traces and pours used around the device. One key strategy to optimize thermal performance of the device is to maximize the area of the copper pours and traces used to route the device power, GND, and signal pins when possible. Another key strategy is to maximize the copper weight of the PCB metal layers. This example demonstrates that excellent thermal performance can be achieved with TPD3S716-Q1 with the proper PCB layout.

Submit Documentation Feedback



## **Layout Optimized for Thermal Performance (continued)**




Figure 31. Thermally Optimized PCB Layout Top Layer




Figure 32. Thermally Optimized PCB Layout Bottom Layer



## 12 Device and Documentation Support

#### 12.1 Documentation Support

#### 12.1.1 Related Documentation

For related documentation see the following:

TPD3S716-Q1 Evaluation Module, SLVUAL9

#### 12.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 12.3 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

#### 12.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### 12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



## PACKAGE OPTION ADDENDUM

6-Feb-2020

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
TPD3S716QDBQRQ1	ACTIVE	SSOP	DBQ	16	-	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	RJ716Q	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 2-Jun-2016

## TAPE AND REEL INFORMATION





Α0	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPD3S716QDBQRQ1	SSOP	DBQ	16	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 2-Jun-2016



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
TPD3S716QDBQRQ1	SSOP	DBQ	16	2500	367.0	367.0	35.0	



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.







## NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 inch, per side.
- 4. This dimension does not include interlead flash.5. Reference JEDEC registration MO-137, variation AB.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated