

POWER SAVING CURRENT CONTROLLED SOLENOID DRIVER

Check for Samples: [DRV120](#)

FEATURES

- **Integrated MOSFET With PWM to Control Solenoid Current**
 - Integrated Sense Resistor for Regulating Solenoid Current
- **Fast Ramp-Up of Solenoid Current to Guarantee Activation**
- **Solenoid Current is Reduced in Hold Mode for Lower Power and Thermal Dissipation**
- **Peak Current, Keep Time at Peak Current, Hold Current and PWM Clock Frequency Can Be Set Externally. They Can Also Be Operated at Nominal Values Without External Components.**
- **Internal Supply Voltage Regulation**
 - Up to 28-V External Supply
- **Protection**
 - Thermal Shutdown
 - Under Voltage Lockout (UVLO)
 - Maximum Ramp Time
 - Optional STATUS Output
- **Operating Temperature Range: -40°C to 105°C**
- **8-Pin and 14-Pin TSSOP Package Options**

APPLICATIONS

- **Electromechanical Driver: Solenoids, Valves, Relays**
- **White Goods, Solar, Transportation**

DESCRIPTION

The DRV120 is a PWM current driver for solenoids. It is designed to regulate the current with a well controlled waveform to guarantee activation and to reduce power dissipation at the same time. The solenoid current is ramped up fast to ensure opening of the valve or relay. After the initial ramping, solenoid current is kept at peak value to ensure the correct operation, after which it is reduced to a lower hold level in order to avoid thermal problems and reduce power dissipation.

The peak current duration is set with an external capacitor. The current ramp peak and hold levels, as well as PWM frequency can independently be set with external resistors. External setting resistors can also be omitted, if the default values for the corresponding parameters are suitable for the application.

DRV120 can operate from external 6-V to 28-V supply.

ORDERING INFORMATION⁽¹⁾

PACKAGE ⁽²⁾		ORDERABLE PART NUMBER	TOP-SIDE MARKING
(TSSOP-8) - PW	Reel of 2000	DRV120PWR	120
(TSSOP-14) - PW	Reel of 2000	DRV120APWR	120A

(1) For the most current packaging and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

(2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

TYPICAL APPLICATION




Figure 1. Default Configuration With 8-Pin TSSOP Option




Figure 2. External Parameter Setting for 14-Pin TSSOP Option

DEVICE INFORMATION

Functional Block Diagram






Table 1. TERMINAL FUNCTIONS

NAME	PIN (8-PIN PW) ⁽¹⁾	PIN (14-PIN PW)	DESCRIPTION
NC	6	1, 6, 9, 10, 14	No connect
KEEP	1	2	Keep time set
PEAK	2	3	Peak current set
HOLD	-	4	Hold current set
OSC	3	5	PWM frequency set
VIN	4	7	6-V to 28-V supply
GND	5	8	Ground
OUT	7	11	Controlled current sink
STATUS	-	12	Open drain fault indicator
EN	8	13	Enable

(1) In the 8-pin package, the HOLD pin is not bonded out. For this package, the HOLD mode is configured to default (internal) settings.



ABSOLUTE MAXIMUM RATINGS⁽¹⁾⁽²⁾

		VALUE	UNIT
VIN	Input voltage range	–0.3 to 28	V
	Voltage range on EN, STATUS, PEAK, HOLD, OSC, SENSE, RAMP	–0.3 to 7	V
	Voltage range on OUT	–0.3 to 28	V
ESD rating	HBM (human body model)	2000	V
	CDM (charged device model)	500	
T _J	Operating virtual junction temperature range	–40 to 125	°C
T _{stg}	Storage temperature range	–65 to 150	°C

- (1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute–maximum–rated conditions for extended periods may affect device reliability.
- (2) All voltage values are with respect to network ground terminal.

RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
I _{OUT}	Average solenoid DC current			125	mA
V _{IN}	Supply voltage	6	12	26	V
C _{IN}	Input capacitor	1	4.7		μF
L	Solenoid inductance		1		H
T _A	Operating ambient temperature	–40		105	°C

THERMAL INFORMATION

THERMAL METRIC		DRV120	DRV120	UNITS
		PW	PW	
		8 PINS	14 PINS	
θ _{JA}	Junction-to-ambient thermal resistance ⁽¹⁾	183.8	122.6	°C/W
θ _{JCTop}	Junction-to-case (top) thermal resistance ⁽²⁾	69.2	51.2	
θ _{JB}	Junction-to-board thermal resistance ⁽³⁾	112.6	64.3	
ψ _{JT}	Junction-to-top characterization parameter ⁽⁴⁾	10.4	6.5	
ψ _{JB}	Junction-to-board characterization parameter ⁽⁵⁾	110.9	63.7	
θ _{JCbot}	Junction-to-case (bottom) thermal resistance ⁽⁶⁾	N/A	N/A	

- (1) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.
- (2) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.
- (3) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.
- (4) The junction-to-top characterization parameter, ψ_{JT}, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA}, using a procedure described in JESD51-2a (sections 6 and 7).
- (5) The junction-to-board characterization parameter, ψ_{JB}, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA}, using a procedure described in JESD51-2a (sections 6 and 7).
- (6) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

ELECTRICAL CHARACTERISTICS

$V_{IN} = 14\text{ V}$, $T_A = -40^\circ\text{C}$ to 105°C , over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY						
I _Q	Standby current	EN = 0, V _{IN} = 14 V		100	150	μA
	Quiescent current	EN = 1, V _{IN} = 14 V		300	400	
CURRENT DRIVER						
R _{OUT}	OUT to GND resistance	I _{OUT} = 200 mA		1.7	2.5	Ω
f _{PWM}	PWM frequency	OSC = GND	15	20	25	kHz
D _{MAX}	Maximum PWM duty cycle			100		%
D _{MIN}	Minimum PWM duty cycle			9		%
t _D	Start-up delay	Delay between EN going high until driver enabled ⁽¹⁾ , f _{PWM} = 20 kHz		25	50	μs
CURRENT CONTROLLER, INTERNAL SETTINGS						
I _{PEAK}	Peak current	PEAK = GND	160	200	240	mA
I _{HOLD}	Hold current	HOLD = GND	40	50	60	mA
CURRENT CONTROLLER, EXTERNAL SETTINGS						
t _{KEEP} ⁽²⁾	Externally set keep time at peak current	C _{KEEP} = 1 μF		75		ms
I _{PEAK}	Externally set peak current	R _{PEAK} = 50 kΩ		250		mA
		R _{PEAK} = 200 kΩ		83		
I _{HOLD}	Externally set hold current	R _{HOLD} = 50 kΩ		100		mA
		R _{HOLD} = 200 kΩ		33		
f _{PWM}	Externally set PWM frequency	R _{OSC} = 50 kΩ		60		kHz
		R _{OSC} = 200 kΩ		20		
LOGIC INPUT LEVELS (EN)						
V _{IL}	Input low level				1.3	V
V _{IH}	Input high level		1.65			V
R _{EN}	Input pull-up resistance		350	500		kΩ
LOGIC OUTPUT LEVELS (STATUS)						
V _{OL}	Output low level	Pull-down activated, I _{STATUS} = 2 mA			0.3	V
I _{IL}	Output leakage current	Pull-down deactivated, V(STATUS) = 5 V			1	μA
UNDERVOLTAGE LOCKOUT						
V _{UVLO}	Undervoltage lockout threshold			4.6		V
THERMAL SHUTDOWN						
T _{TSD}	Junction temperature shutdown threshold			160		°C
T _{TSU}	Junction temperature startup threshold			140		°C

(1) Logic HIGH between 4 V and 7 V. Note: absolute max voltage rating is 7 V.

(2) Either internal or external t_{KEEP} time setting is selected to be activated during manufacturing of production version of DRV120.

FUNCTIONAL DESCRIPTION

DRV120 controls the current through the solenoid as shown in [Figure 3](#). Activation starts when EN pin voltage is pulled high either by an external driver or internal pull-up. In the beginning of activation, DRV120 allows the load current to ramp up to the peak value I_{PEAK} and it regulates it at the peak value for the time, t_{KEEP} , before reducing it to I_{HOLD} . The load current is regulated at the hold value as long as the EN pin is kept high. The initial current ramp-up time depends on the inductance and resistance of the solenoid. Once EN pin is driven to GND, DRV120 allows the solenoid current to decay to zero.




Figure 3. Typical Current Waveform Through the Solenoid

t_{KEEP} is set externally by connecting a capacitor to the KEEP pin. A constant current is sourced from the KEEP pin that is driven into an external capacitor resulting in a linear voltage ramp. When the KEEP pin voltage reaches 75 mV, the current regulation reference voltage, V_{REF} , is switched from V_{PEAK} to V_{HOLD} . Dependency of t_{KEEP} from the external capacitor size can be calculated by:

$$t_{KEEP} [s] = C_{KEEP} [F] \cdot 75 \cdot 10^3 \left[\frac{s}{F} \right] \quad (1)$$

The current control loop regulates, cycle-by-cycle, the solenoid current by using an internal current sensing resistor and MOSFET switch. During the ON-cycle, current flows from OUT pin to GND pin through the internal switch as long as voltage over current sensing resistor is less than V_{REF} . As soon as the current sensing voltage is above V_{REF} , the internal switch is immediately turned off until the next ON-cycle is triggered by the internal PWM clock signal. In the beginning of each ON-cycle, the internal switch is turned on and stays on for at least the time determined by the minimum PWM signal duty cycle, D_{MIN} .

I_{PEAK} and I_{HOLD} depend on fixed resistance values R_{PEAK} and R_{HOLD} as shown in [Figure 4](#). If the PEAK pin is connected to ground or if R_{PEAK} is below 33.33 kΩ (typ value), then I_{PEAK} is at its default value (internal setting). The I_{PEAK} value can alternatively be set by connecting an external resistor to ground from the PEAK pin. For example, if a 50-kΩ ($= R_{PEAK}$) resistor is connected between PEAK and GND, then the externally set I_{PEAK} level will be 250 mA. If $R_{PEAK} = 200$ kΩ is, then the externally set I_{PEAK} level will be 83 mA. HOLD current external setting, I_{HOLD} , works in the same way, but current levels are 40% of the I_{PEAK} . External settings for I_{PEAK} and I_{HOLD} are independent of each other. I_{PEAK} and I_{HOLD} values can be calculated by using the formula below.

$$I_{PEAK} = \frac{250mA}{R_{PEAK}} \cdot 66.67k\Omega; 66.67k\Omega < R_{PEAK} < 550k\Omega \quad (2)$$

$$I_{HOLD} = \frac{100mA}{R_{HOLD}} \cdot 66.67k\Omega; 66.67k\Omega < R_{HOLD} < 250k\Omega \quad (3)$$




Figure 4. PEAK and HOLD Mode Current Settings

Frequency of the internal PWM clock signal, PWM_{CLK} , that triggers each ON-cycle can be adjusted by external resistor, R_{OSC} , connected between OSC and GND. Frequency as a function of resistor value is shown in Figure 5. Default frequency is used when OSC is connected to GND directly. PWM frequency as a function of external fixed adjustment resistor value (greater than 66.67 k Ω) is given below.

$$f_{PWM} = \frac{60kHz}{R_{OSC}} \cdot 66.67k\Omega; 66.67k\Omega < R_{OSC} < 2M\Omega \quad (4)$$




Figure 5. PWM Clock Frequency Setting

Open-drain STATUS output is deactivated if either under voltage lockout or thermal shutdown blocks have triggered.

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/ Ball Finish	MSL Peak Temp ⁽³⁾	Samples (Requires Login)
DRV120APWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
DRV120PWR	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.



Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION
REEL DIMENSIONS

TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

TAPE AND REEL INFORMATION

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DRV120APWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
DRV120PWR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DRV120APWR	TSSOP	PW	14	2000	367.0	367.0	35.0
DRV120PWR	TSSOP	PW	8	2000	367.0	367.0	35.0


PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



PW (R-PDSO-G14)


PLASTIC SMALL OUTLINE



- NOTES:
- All linear dimensions are in millimeters.
 - This drawing is subject to change without notice.
 - Publication IPC-7351 is recommended for alternate designs.
 - Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 - Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PW (R-PDSO-G8)

PLASTIC SMALL OUTLINE



- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - B. This drawing is subject to change without notice.
 - C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
 - D. Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
 - E. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components which meet ISO/TS16949 requirements, mainly for automotive use. Components which have not been so designated are neither designed nor intended for automotive use; and TI will not be responsible for any failure of such components to meet such requirements.

Products

Audio	www.ti.com/audio
Amplifiers	amplifier.ti.com
Data Converters	dataconverter.ti.com
DLP® Products	www.dlp.com
DSP	dsp.ti.com
Clocks and Timers	www.ti.com/clocks
Interface	interface.ti.com
Logic	logic.ti.com
Power Mgmt	power.ti.com
Microcontrollers	microcontroller.ti.com
RFID	www.ti-rfid.com
OMAP Applications Processors	www.ti.com/omap
Wireless Connectivity	www.ti.com/wirelessconnectivity

Applications

Automotive and Transportation	www.ti.com/automotive
Communications and Telecom	www.ti.com/communications
Computers and Peripherals	www.ti.com/computers
Consumer Electronics	www.ti.com/consumer-apps
Energy and Lighting	www.ti.com/energy
Industrial	www.ti.com/industrial
Medical	www.ti.com/medical
Security	www.ti.com/security
Space, Avionics and Defense	www.ti.com/space-avionics-defense
Video and Imaging	www.ti.com/video

TI E2E Community

e2e.ti.com