











LP5907-Q1

ZHCSD11 - SEPTEMBER 2014

## LP5907-Q1 用于 RF 和模拟电路的超低噪声、250mA 线性稳压器 - 无需旁 路电容

## 特性

- 符合 AEC-Q100 1 级标准
- 与 1µF 陶瓷输入和输出电容搭配使用,性能稳定
- 无需噪声旁路电容
- 支持远距离安置输出电容
- 热过载保护和短路保护
- 运行结温范围: -40°C 到 125 C
- 输入电压范围: 2.2V 至 5.5V
- 输出电压范围: 1.2V 至 4.5V
- 输出电流: 250mA
- 低输出电压噪声: < 10µV<sub>RMS</sub>
- 电源抑制比 (PSRR): 1kHz 频率时为 82dB
- 输出电压容差: ±2%
- 几乎零 IQ (禁用时): < 1µA
- 极低 I<sub>O</sub> (使能时): 12μA
- 启动时间: 80µs
- 低压降: 120mV (典型值)

## 2 应用范围

- 信息娱乐
- 仪表
- 车身电子装置

#### 3 说明

LP5907-Q1 是一款能够提供 250mA 输出电流的线性 稳压器。 此器件专门针对 RF 和模拟电路而设计,可 满足其低噪声、高 PSRR、低静态电流以及低线路或 负载瞬态响应系数等诸多要求。 LP5907-Q1 采用创新 的设计技术,无需噪声旁路电容便可提供出色的噪声性 能,并且支持远距离安置输出电容。


此器件设计为与 1µF 输入和 1µF 输出陶瓷电容搭配使 用(无需独立的噪声旁路电容)。

其固定输出电压介于 1.20V 和 4.50V 之间(以 25mV 为单位增量)。 如需特定的电压选项, 请联系德州仪 器 (TI) 销售代表。

器件信息(1)

器件型号	封装	封装尺寸 (标称值)
LP5907-Q1	SOT-23 (5)	2.90mm x 1.60mm

(1) 要了解所有可用封装,请见数据表末尾的可订购产品附录。



#### www.ti.com.cn



## 目录

1	特性 1		8.2 Functional Block Diagram	
2	应用范围 1		8.3 Feature Description	10
3	说明 1		8.4 Device Functional Modes	11
4	修订历史记录 2	9	Applications and Implementation	. 12
5	Device Comparison Table		9.1 Application Information	12
6	Pin Configuration and Functions		9.2 Typical Application	12
7	_	10	Power Supply Recommendations	. 15
′	Specifications	11	Layout	. 15
	7.1 Absolute Maximum Ratings		11.1 Layout Guidelines	
	7.3 Recommended Operating Conditions		11.2 Layout Example	15
	7.4 Thermal Information	12	marks at Children 199	
	7.5 Electrical Characteristics		12.1 商标	
	7.6 Output and Input Capacitors 6		12.2 静电放电警告	16
	7.7 Typical Characteristics		12.3 术语表	
8	**	13	机械封装和可订购信息	
0	Detailed Description		P	
	8.1 Overview			

## 4 修订历史记录


日期	修订版本	注释
2014 年 9 月	*	最初发布。



## 5 Device Comparison Table

SOT-23 PACKAGE ORDER NUMBER	VOLTAGE OPTION (V)
LP5907QMFX-1.2Q1	1.2
LP5907QMFX-1.8Q1	1.8
LP5907QMFX-2.5Q1	2.5
LP5907QMFX-2.8Q1	2.8
LP5907QMFX-3.0Q1	3.0
LP5907QMFX-3.3Q1	3.3
LP5907QMFX-3.8Q1	3.8
LP5907QMFX-4.5Q1	4.5

## 6 Pin Configuration and Functions



**Pin Functions** 

F	PIN	1/0	DESCRIPTION
NUMBER	NAME	1/0	DESCRIPTION
1	IN	1	Input voltage supply. A 1-µF capacitor should be connected at this input.
2	GND	_	Common ground
3	EN	I	Enable input. A low voltage ( $<$ V $_{IL}$ ) on this pin turns the regulator off and discharges the output pin to GND through an internal 230- $\Omega$ pull-down resistor. A high voltage ( $>$ V $_{IH}$ ) on this pin enables the regulator output. This pin has an internal 1-M $\Omega$ pull-down resistor to hold the regulator off by default.
4	N/C	_	No internal electrical connection.
5	OUT	0	Regulated output voltage. A minimum 1- $\mu$ F low-ESR capacitor should be connected to this pin. Connect this output to the load circuit. An internal 230- $\Omega$ (typical) pull-down resistor prevents a charge remaining on $V_{OUT}$ when the regulator is in the shutdown mode ( $V_{EN}$ low).

## 7 Specifications

## 7.1 Absolute Maximum Ratings<sup>(1)(2)</sup>

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
$V_{IN}$	Input voltage	-0.3	6	
V <sub>OUT</sub>	Output voltage	-0.3	See (3)	V
$V_{EN}$	Enable input voltage	-0.3	6	
	Continuous power dissipation (4)	Internally L	imited	W
$T_{JMAX}$	Junction temperature		150	°C

- (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltages are with respect to the GND pin.
- (3) Abs Max  $V_{OUT}$  is the lessor of  $V_{IN}$  + 0.3  $\dot{V}$ , or 6  $\dot{V}$ .
- (4) Internal thermal shutdown circuitry protects the device from permanent damage.

## 7.2 Handling Ratings

				MIN	MAX	UNIT
T <sub>stg</sub>	Storage temperature range			-65	150	°C
		Human body model (HBM), per AEC Q100-002 <sup>(1)</sup>		-2000	2000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per	Corner pins (1,3,4,5)	-1000	1000	V
		AEC Q100-011	Other pin (2)	-1000	1000	1

<sup>(1)</sup> AEC Q100-002 indicates HBM stressing is done in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

## 7.3 Recommended Operating Conditions (1)(2)

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
$V_{IN}$	Input supply voltage	2.2	5.5	\/
$V_{EN}$	Enable input voltage	0	5.5	V
I <sub>OUT</sub>	Output current	0	250	mA
T <sub>J-MAX-OP</sub>	Operating junction temperature (3)	-40	125	ů

- (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltages are with respect to the GND pin.
- (3)  $T_{J-MAX-OP} = (T_{A(MAX)} + (P_{D(MAX)} \times R_{\theta JA})).$

#### 7.4 Thermal Information<sup>(1)</sup>

	THERMAL METRIC <sup>(2)</sup>	SOT-23 (DBV)	LIMIT
	I HERMAL METRIC	5 PINS	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	193.4	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	102.1	
$R_{\theta JB}$	Junction-to-board thermal resistance	45.8	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	8.4	
ΨЈВ	Junction-to-board characterization parameter	45.3	

<sup>(1)</sup> Thermal performance is based on the JEDEC standard: JESD51-7 High Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages.

<sup>(2)</sup> For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

ZHCSD11-SEPTEMBER 2014 www.ti.com.cn

## 7.5 Electrical Characteristics (1)(2)(3)

 $V_{IN} = V_{OUT(NOM)} + 1 V$ ,  $V_{EN} = 1.2 V$ ,  $I_{OUT} = 1 mA$ ,  $C_{IN} = 1 \mu F$ ,  $C_{OUT} = 1 \mu F$ , unless otherwise stated.

	PARAMETER	TEST CONDI	TIONS	MIN	TYP	MAX	UNIT
V <sub>IN</sub>	Input voltage	T <sub>A</sub> = 25°C		2.2		5.5	V
	Output voltage tolerance	$V_{IN} = (V_{OUT(NOM)} + 1 \text{ V}) \text{ to } 5.5 \text{ V},$ $I_{OUT} = 1 \text{ mA to } 250 \text{ mA}, V_{OUT} \ge 1.8 \text{ V}$		-2		2	%V <sub>OUT</sub>
$\Delta V_{ m OUT}$	Output voltage tolerance	$V_{IN} = (V_{OUT(NOM)} + 1 V) \text{ to}$ $I_{OUT} = 1 \text{ mA to } 250 \text{ mA}, V_{OUT}$	5.5 V, <sub>DUT</sub> < 1.8 V	-3		3	70 V OUT
	Line regulation	$V_{IN} = (V_{OUT(NOM)} + 1 V)$ to $I_{OUT} = 1 \text{ mA}$	5.5 V,		0.02		%/V
	Load regulation	$I_{OUT} = 1 \text{ mA to } 250 \text{ mA}$			0.001		%/mA
$I_{LOAD}$	Output load current			0		250	mA
		$V_{EN} = 1.2 \text{ V}, I_{OUT} = 0 \text{ mA}$			12	25	
I <sub>Q</sub>	Quiescent current <sup>(4)</sup>	$V_{EN} = 1.2 \text{ V}, I_{OUT} = 250 \text{ m/s}$	4		250	425	μA
		V <sub>EN</sub> = 0.3 V (Disabled)			0.2	1	
$I_{G}$	Ground current <sup>(5)</sup>	V <sub>EN</sub> = 1.2 V, I <sub>OUT</sub> = 0 mA			14		μΑ
\/	Dropout voltage (6)	I <sub>OUT</sub> = 100 mA			50		mV
$V_{DO}$	Diopout Voltage V	I <sub>OUT</sub> = 250 mA				250	IIIV
I <sub>SC</sub>	Short circuit current limit	$T_A = 25^{\circ}C^{(7)}$		250	500		mA
		f = 100 Hz, I <sub>OUT</sub> = 20 mA			90		
PSRR	RR Power supply rejection ratio (8)	f = 1 kHz, I <sub>OUT</sub> = 20 mA			82		dB
FORK	Power supply rejection ratio	$f = 10 \text{ kHz}, I_{OUT} = 20 \text{ mA}$			65		
		f = 100 kHz, I <sub>OUT</sub> = 20 mA			60		
^	Output noise voltage <sup>(8)</sup>	BW = 10 Hz to 100 kHz	I <sub>OUT</sub> = 1 mA		10		\/
e <sub>N</sub>	Output hoise voltage (*)	DVV = 10 HZ 10 100 KHZ	$I_{OUT} = 250 \text{ mA}$		6.5		$\mu V_{RMS}$
$R_{AD}$	Output Automatic Discharge pull-down resistance	V <sub>EN</sub> < V <sub>IL</sub> (output disabled)			230		Ω
т	Thermal shutdown	T <sub>J</sub> rising			160		°C
T <sub>SD</sub>	Thermal hysteresis	T <sub>J</sub> falling from shutdown			15		C
LOGIC IN	IPUT THRESHOLDS						
V <sub>IL</sub>	Low input threshold	$V_{IN}$ = 2.2 V to 5.5 V $V_{EN}$ falling until the output is disabled				0.4	V
V <sub>IH</sub>	High input threshold	$V_{IN}$ = 2.2 V to 5.5 V $V_{EN}$ rising until the output is	s enabled	1.2			V
	Input current at EN pin (9)	$V_{EN} = 5.5 \text{ V} \text{ and } V_{IN} = 5.5 \text{ V}$	V		5.5		
I <sub>EN</sub>	input current at EN pinter	$V_{EN} = 0 \text{ V}$ and $V_{IN} = 5.5 \text{ V}$			0.001		μA

- All voltages are with respect to the device GND terminal, unless otherwise stated.
- Minimum and maximum limits are ensured through test, design, or statistical correlation over the junction temperature (T<sub>J</sub>) range of -40°C to 125°C, unless otherwise stated. Typical values represent the most likely parametric norm at T<sub>A</sub> = 25°C, and are provided for
- In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may have to be derated. Maximum ambient temperature (T<sub>A-MAX</sub>) is dependent on the maximum operating junction temperature (T<sub>J-MAX-OP</sub> = 125°C), the maximum power dissipation of the device in the application ( $P_{D-MAX}$ ), and the junction-to ambient thermal resistance of the part/package in the application  $R_{\theta JA}$ ), as given by the following equation:  $T_{A-MAX} = T_{J-MAX-OP} - (R_{\theta JA} \times P_{D-MAX})$ . See *Applications and*
- Quiescent current is defined here as the difference in current between the input voltage source and the load at V<sub>OUT</sub>.
- Ground current is defined here as the total current flowing to ground as a result of all input voltages applied to the device.
- Dropout voltage is the voltage difference between the input and the output at which the output voltage drops to 100 mV below its nominal value.
- (7) Short-circuit current (I<sub>SC</sub>) for the LP5907-Q1 is equivalent to current limit. To minimize thermal effects during testing, I<sub>SC</sub> is measured with V<sub>OUT</sub> pulled to 100 mV below its nominal voltage.
- This specification is verified by design.
- (9) There is a 1-M $\Omega$  resistor between EN and ground on the device.

## Electrical Characteristics (1)(2)(3) (continued)

 $V_{IN} = V_{OUT(NOM)} + 1 \text{ V}, V_{EN} = 1.2 \text{ V}, I_{OUT} = 1 \text{ mA}, C_{IN} = 1 \text{ } \mu\text{F}, C_{OUT} = 1 \text{ } \mu\text{F}, unless otherwise stated.}$ 

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
TRANSIE	NT CHARACTERISTICS						
ΔV <sub>OUT</sub>	Line transient <sup>(8)</sup>	$V_{IN} = (V_{OUT(NOM)} + 1 V)$ to $(V_{OUT(NOM)} + 1.6 V)$ in 30 µs	-1			mV	
	Line transient	$V_{IN} = (V_{OUT(NOM)} + 1.6 \text{ V}) \text{ to}$ $(V_{OUT(NOM)} + 1.6 \text{ V}) \text{ in } 30  \mu\text{s}$			1	IIIV	
	Load transient <sup>(8)</sup>	$I_{OUT}$ = 1 mA to 250 mA in 10 µs	-40			\/	
		$I_{OUT}$ = 250 mA to 1mA in 10 µs			40	mV	
	Overshoot on start-up <sup>(8)</sup>	Stated as a percentage of V <sub>OUT(NOM)</sub>			5%		
t <sub>ON</sub>	Turnon time	From $V_{EN} > V_{IH}$ to $V_{OUT} = 95\%$ of $V_{OUT(NOM)}$ $T_A = 25$ °C		80	150	μs	

## 7.6 Output and Input Capacitors

over operating free-air temperature range (unless otherwise noted)


	PARAMETER	TEST CONDITIONS	MIN <sup>(1)</sup>	TYP	MAX	UNIT
C <sub>IN</sub>	Input capacitance (2)	Conscitones for stability	0.7	1		
C <sub>OUT</sub>	Output capacitance <sup>(2)</sup>	Capacitance for stability	0.7	1	10	μF
ESR	Output/Input capacitance (2)		5		500	mΩ


<sup>(1)</sup> The minimum capacitance should be greater than 0.5 μF over the full range of operating conditions. The capacitor tolerance should be 30% or better over the full temperature range. The full range of operating conditions for the capacitor in the application should be considered during device selection to ensure this minimum capacitance specification is met. X7R capacitors are recommended however capacitor types X5R, Y5V and Z5U may be used with consideration of the application and conditions.

(2) This specification is verified by design.

## 7.7 Typical Characteristics

Unless otherwise stated:  $V_{IN} = 3.7 \text{ V}, \ V_{OUT} = 2.8 \text{ V}, \ I_{OUT} = 1 \text{ mA}, \ C_{IN} = 1 \text{ }\mu\text{F}, \ C_{OUT} = 1 \text{ }\mu\text{F}, \ T_A = 25 ^{\circ}\text{C}$ 









## **Typical Characteristics (continued)**

Unless otherwise stated:  $V_{IN} = 3.7 \text{ V}$ ,  $V_{OUT} = 2.8 \text{ V}$ ,  $I_{OUT} = 1 \text{ mA}$ ,  $C_{IN} = 1 \text{ }\mu\text{F}$ ,  $C_{OUT} = 1 \text{ }\mu\text{F}$ ,  $T_A = 25 ^{\circ}\text{C}$ 








Figure 4. V<sub>OUT</sub> vs V<sub>IN</sub>





Figure 5. Ground Current vs Output Current









Figure 8. Inrush Current

## **STRUMENTS**

## **Typical Characteristics (continued)**





## **Typical Characteristics (continued)**

Unless otherwise stated:  $V_{IN}$  = 3.7 V,  $V_{OUT}$  = 2.8 V,  $I_{OUT}$  = 1 mA,  $C_{IN}$  = 1  $\mu$ F,  $C_{OUT}$  = 1  $\mu$ F,  $T_A$  = 25°C




Figure 19. PSRR Loads Averaged 10 Hz To 10 MHz

1 10 10 FREQUENCY (kHz)

20 mA

10000

1000

100

-120

0.01

0.1


### 8 Detailed Description

#### 8.1 Overview

Designed to meet the needs of sensitive RF and analog circuits, the LP5907-Q1 provides low noise, high PSRR, low quiescent current, as well as low line and load transient response figures. Using new innovative design techniques, the LP5907-Q1 offers class leading noise performance without the need for a separate noise filter capacitor.

The LP5907-Q1 is designed to perform with a single 1- $\mu$ F input capacitor and a single 1- $\mu$ F ceramic output capacitor. With a reasonable PCB layout, the single 1- $\mu$ F ceramic output capacitor can be placed up to 10 cm away from the LP5907-Q1 package.

### 8.2 Functional Block Diagram



#### 8.3 Feature Description

#### 8.3.1 Enable (EN)

The LP5907-Q1 EN pin is internally held low by a 1-M $\Omega$  resistor to GND. The EN pin voltage must be higher than the V<sub>IH</sub> threshold to ensure that the device is fully enabled under all operating conditions. The EN pin voltage must be lower than the V<sub>IL</sub> threshold to ensure that the device is fully disabled and the automatic output discharge is activated.

## 8.3.2 Low Output Noise

Any internal noise at the LP5907-Q1 reference voltage is reduced by a first order low-pass RC filter before it is passed to the output buffer stage. The low-pass RC filter has a -3 dB cut-off frequency of approximately 0.1 Hz.



### **Feature Description (continued)**

#### 8.3.3 Output Automatic Discharge

The LP5907-Q1 output employs an internal 230- $\Omega$  (typical) pull-down resistance to discharge the output when the EN pin is low, and the device is disabled.

#### 8.3.4 Remote Output Capacitor Placement

The LP5907-Q1 requires at least a 1-µF capacitor at the OUT pin, but there are no strict requirements about the location of the capacitor in regards the OUT pin. In practical designs, the output capacitor may be located up to 10 cm away from the LDO.

## 8.3.5 Thermal Overload Protection (T<sub>SD</sub>)

Thermal Shutdown disables the output when the junction temperature rises to approximately 160°C which allows the device to cool. When the junction temperature cools to approximately 145°C, the output circuitry enables. Based on power dissipation, thermal resistance, and ambient temperature, the thermal protection circuit may cycle on and off. This thermal cycling limits the dissipation of the regulator and protects it from damage as a result of overheating.

The Thermal Shutdown circuitry of the LP5907-Q1 has been designed to protect against temporary thermal overload conditions. The Thermal Shutdown circuitry was not intended to replace proper heat-sinking. Continuously running the LP5907-Q1 device into thermal shutdown may degrade device reliability.

#### 8.4 Device Functional Modes

#### 8.4.1 Enable (EN)

The LP5907-Q1 Enable (EN) pin is internally held low by a 1-M $\Omega$  resistor to GND. The EN pin voltage must be higher than the V<sub>IH</sub> threshold to ensure that the device is fully enabled under all operating conditions.

When the EN pin is pulled low, and the output is disabled, the output automatic discharge circuitry is activated. Any charge on the OUT pin is discharged to GND through the internal  $230-\Omega$  (typical) pull-down resistance.

#### 8.4.2 Minimum Operating Input Voltage (V<sub>IN</sub>)

The LP5907-Q1 does not include any dedicated UVLO circuitry. The LP5907-Q1 internal circuitry is not fully functional until  $V_{IN}$  is at least 2.2 V. The output voltage is not regulated until  $V_{IN}$  has reached at least the greater of 2.2 V or  $(V_{OUT} + V_{DO})$ .

ZHCSD11 – SEPTEMBER 2014 www.ti.com.cn

# TEXAS INSTRUMENTS

## 9 Applications and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 9.1 Application Information

Figure 20 shows the typical application circuit for the LP5907-Q1. Input and output capacitances may need to be increased above the 1 µF minimum for some applications.

## 9.2 Typical Application




Figure 20. LP5907-Q1 Typical Application

#### 9.2.1 Design Requirements

DESIGN PARAMETER	EXAMPLE VALUE			
Input Voltage Range	2.2 to 5.5 V			
Output Voltage	1.8 V			
Output Current	200 mA			
Output Capacitor range	0.7 to 10 μF			
Input/Output Capacitor ESR Range	5 to 500 mΩ			

#### 9.2.2 Detailed Design Procedure

To begin the design process, determine the following:

- Available input voltage range
- Output voltage needed
- Output current needed
- · Input and Output capacitors

#### 9.2.2.1 Power Dissipation and Device Operation

The permissible power dissipation for any package is a measure of the capability of the device to pass heat from the power source, the junctions of the IC, to the ultimate heat sink, the ambient environment. Thus, the power dissipation is dependent on the ambient temperature and the thermal resistance across the various interfaces between the die junction and ambient air.

The maximum allowable power dissipation for the device in a given package can be calculated using Equation 1:

(1)



 $P_{D-MAX} = ((T_{J-MAX} - T_A) / R_{\theta,JA})$ The actual power being dissipated in the device can be represented by Equation 2:

$$P_{D} = (V_{IN} - V_{OUT}) \times I_{OUT}$$

$$(2)$$

These two equations establish the relationship between the maximum power dissipation allowed due to thermal consideration, the voltage drop across the device, and the continuous current capability of the device. These two equations should be used to determine the optimum operating conditions for the device in the application.

In applications where lower power dissipation (PD) and/or excellent package thermal resistance (RBJA) is present, the maximum ambient temperature (T<sub>A-MAX</sub>) may be increased.

In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature (T<sub>A-MAX</sub>) may have to be derated. T<sub>A-MAX</sub> is dependent on the maximum operating junction temperature ( $T_{J-MAX-OP} = 125$ °C), the maximum allowable power dissipation in the device package in the application ( $P_{D-MAX}$ ), and the junction-to ambient thermal resistance of the part/package in the application ( $R_{\theta JA}$ ), as given by Equation 3:

$$T_{A-MAX} = (T_{J-MAX-OP} - (R_{\theta JA} \times P_{D-MAX})) \tag{3}$$

Alternately, if  $T_{A-MAX}$  can not be derated, the  $P_D$  value must be reduced. This can be accomplished by reducing  $V_{IN}$  in the  $V_{IN}-V_{OUT}$  term as long as the minimum  $V_{IN}$  is met, or by reducing the  $I_{OUT}$  term, or by some combination of the two.

#### 9.2.2.2 External Capacitors

Like most low-dropout regulators, the LP5907-Q1 requires external capacitors for regulator stability. The device is specifically designed for portable applications requiring minimum board space and smallest components. These capacitors must be correctly selected for good performance.

### 9.2.2.3 Input Capacitor

An input capacitor is required for stability. The input capacitor should be at least equal to, or greater than, the output capacitor for good load transient performance. At least a 1 µF capacitor has to be connected between the LP5907-Q1 input pin and ground for stable operation over full load current range. Basically, it is ok to have more output capacitance than input, as long as the input is at least 1 µF.

The input capacitor must be located a distance of not more than 1 cm from the input pin and returned to a clean analog ground. Any good quality ceramic, tantalum, or film capacitor may be used at the input.

Important: To ensure stable operation it is essential that good PCB practices are employed to minimize ground impedance and keep input inductance low. If these conditions cannot be met, or if long leads are to be used to connect the battery or other power source to the LP5907-Q1, then it is recommended to increase the input capacitor to at least 10 µF. Also, tantalum capacitors can suffer catastrophic failures due to surge current when connected to a low-impedance source of power (like a battery or a very large capacitor). If a tantalum capacitor is used at the input, it must be verified by the manufacturer to have a surge current rating sufficient for the application. The initial tolerance, applied voltage de-rating, and temperature coefficient must all be considered when selecting the input capacitor to ensure the actual capacitance is never less than 0.7 µF over the entire operating range.

#### 9.2.2.4 Output Capacitor

The LP5907-Q1 is designed specifically to work with a very small ceramic output capacitor, typically 1 µF. A ceramic capacitor (dielectric types X5R or X7R) in the 1 μF to 10 μF range, and with ESR between 5 mΩ to 500 mΩ, is suitable in the LP5907-Q1 application circuit. For this device the output capacitor should be connected between the OUT pin and a good connection back to the GND pin.

It may also be possible to use tantalum or film capacitors at the device output, V<sub>OUT</sub>, but these are not as attractive for reasons of size and cost (see Capacitor Characteristics).

The output capacitor must meet the requirement for the minimum value of capacitance and have an ESR value that is within the range 5 m $\Omega$  to 500 m $\Omega$  for stability. Like the input capacitor, the initial tolerance, applied voltage de-rating, and temperature coefficient must all be considered when selecting the input capacitor to ensure the actual capacitance is never less than 0.7 µF over the entire operating range.

#### 9.2.2.5 Capacitor Characteristics

The LP5907-Q1 is designed to work with ceramic capacitors on the input and output to take advantage of the benefits they offer. For capacitance values in the range of 1  $\mu$ F to 10  $\mu$ F, ceramic capacitors are the smallest, least expensive and have the lowest ESR values, thus making them best for eliminating high frequency noise. The ESR of a typical 1  $\mu$ F ceramic capacitor is in the range of 20 m $\Omega$  to 40 m $\Omega$ , which easily meets the ESR requirement for stability for the LP5907-Q1.

A better choice for temperature coefficient in a ceramic capacitor is X7R. This type of capacitor is the most stable and holds the capacitance within  $\pm 15\%$  over the temperature range. Tantalum capacitors are less desirable than ceramic for use as output capacitors because they are more expensive when comparing equivalent capacitance and voltage ratings in the 1  $\mu$ F to 10  $\mu$ F range.

Another important consideration is that tantalum capacitors have higher ESR values than equivalent size ceramics. This means that while it may be possible to find a tantalum capacitor with an ESR value within the stable range, it would have to be larger in capacitance (which means bigger and more costly) than a ceramic capacitor with the same ESR value. It should also be noted that the ESR of a typical tantalum increases about 2:1 as the temperature goes from 25°C down to -40°C, so some guard band must be allowed.

#### 9.2.2.6 Remote Capacitor Operation

The LP5907-Q1 requires at least a 1  $\mu$ F capacitor at the OUT pin, but there is no strict requirements about the location of the capacitor in regards to the pin. In practical designs the output capacitor may be located up to 10 cm away from the LDO. This means that there is no need to have a special capacitor close to the output pin if there is already respective capacitors in the system (like a capacitor at the input of supplied part). The remote capacitor feature helps user to minimize the number of capacitors in the system.

As a good design practice, it is good to keep the wiring parasitic inductance at a minimum, which means to use as wide as possible traces from the LDO output to the capacitors, keeping the LDO output trace layer as close as possible to ground layer and avoiding vias on the path. If there is a need to use vias, implement as many as possible vias between the connection layers. The recommendation is to keep parasitic wiring inductance less than 35 nH. For the applications with fast load transients, it is recommended to use an input capacitor equal to or larger to the sum of the capacitance at the output node for the best load transient performance.

#### 9.2.2.7 No-Load Stability

The LP5907-Q1 remains stable, and in regulation, with no external load.

#### 9.2.2.8 Enable Control

The LP5907-Q1 may be switched ON or OFF by a logic input at the EN pin. A voltage on this pin greater than  $V_{IH}$  turns the device on, while a voltage less than  $V_{IL}$  turns the device off.


When the EN pin is low, the regulator output is off and the device typically consumes less than 1  $\mu$ A. Additionally, an output pull-down circuit is activated which ensures that any charge stored on  $C_{OUT}$  is discharged to ground.

If the application does not require the use of the shutdown feature, the EN pin can be tied directly to the IN pin to keep the regulator output permanently on.

An internal 1-M $\Omega$  pull-down resistor ties the EN input to ground, ensuring that the device remains off if the EN pin is left open circuit. To ensure proper operation, the signal source used to drive the EN pin must be able to swing above and below the specified turn-on/off voltage thresholds listed in the *Electrical Characteristics* under V<sub>IL</sub> and V<sub>IH</sub>.



#### 9.2.3 Application Curves



## 10 Power Supply Recommendations

This device is designed to operate from an input supply voltage range of 2.2 V to 5.5 V. The input supply should be well regulated and free of spurious noise. To ensure that the LP5907-Q1 output voltage is well regulated and dynamic performance is optimum, the input supply should be at least  $V_{OUT}$  + 1 V. A minimum capacitor value of 1  $\mu$ F is required to be within 1 cm of the IN pin.

## 11 Layout

#### 11.1 Layout Guidelines

The dynamic performance of the LP5907-Q1 is dependant on the layout of the PCB. PCB layout practices that are adequate for typical LDO's may degrade the PSRR, noise, or transient performance of the LP5907-Q1.

Best performance is achieved by placing  $C_{\text{IN}}$  and  $C_{\text{OUT}}$  on the same side of the PCB as the LP5907-Q1, and as close as is practical to the package. The ground connections for  $C_{\text{IN}}$  and  $C_{\text{OUT}}$  should be back to the LP5907-Q1 ground pin using as wide, and as short, of a copper trace as is practical.

Connections using long trace lengths, narrow trace widths, and/or connections through vias should be avoided. These will add parasitic inductances and resistance that results in inferior performance especially during transient conditions

### 11.2 Layout Example




Figure 23. LP5907MF-x.x (SOT-23) Typical Layout

## 12 器件和文档支持

## 12.1 商标

All trademarks are the property of their respective owners.

## 12.2 静电放电警告



这些装置包含有限的内置 ESD 保护。 存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损伤。

## 12.3 术语表

SLYZ022 — TI 术语表。

这份术语表列出并解释术语、首字母缩略词和定义。

## 13 机械封装和可订购信息

以下页中包括机械封装和可订购信息。 这些信息是针对指定器件可提供的最新数据。 这些数据会在无通知且不对本文档进行修订的情况下发生改变。 欲获得该数据表的浏览器版本,请查阅左侧的导航栏。

#### 重要声明

德州仪器(TI) 及其下属子公司有权根据 JESD46 最新标准, 对所提供的产品和服务进行更正、修改、增强、改进或其它更改, 并有权根据 JESD48 最新标准中止提供任何产品和服务。客户在下订单前应获取最新的相关信息, 并验证这些信息是否完整且是最新的。所有产品的销售都遵循在订单确认时所提供的TI 销售条款与条件。

TI 保证其所销售的组件的性能符合产品销售时 TI 半导体产品销售条件与条款的适用规范。仅在 TI 保证的范围内,且 TI 认为 有必要时才会使用测试或其它质量控制技术。除非适用法律做出了硬性规定,否则没有必要对每种组件的所有参数进行测试。

TI 对应用帮助或客户产品设计不承担任何义务。客户应对其使用 TI 组件的产品和应用自行负责。为尽量减小与客户产品和应 用相关的风险,客户应提供充分的设计与操作安全措施。

TI 不对任何 TI 专利权、版权、屏蔽作品权或其它与使用了 TI 组件或服务的组合设备、机器或流程相关的 TI 知识产权中授予 的直接或隐含权限作出任何保证或解释。TI 所发布的与第三方产品或服务有关的信息,不能构成从 TI 获得使用这些产品或服 务的许可、授权、或认可。使用此类信息可能需要获得第三方的专利权或其它知识产权方面的许可,或是 TI 的专利权或其它 知识产权方面的许可。

对于 TI 的产品手册或数据表中 TI 信息的重要部分,仅在没有对内容进行任何篡改且带有相关授权、条件、限制和声明的情况 下才允许进行 复制。TI 对此类篡改过的文件不承担任何责任或义务。复制第三方的信息可能需要服从额外的限制条件。

在转售 TI 组件或服务时,如果对该组件或服务参数的陈述与 TI 标明的参数相比存在差异或虚假成分,则会失去相关 TI 组件 或服务的所有明示或暗示授权,且这是不正当的、欺诈性商业行为。TI 对任何此类虚假陈述均不承担任何责任或义务。

客户认可并同意,尽管任何应用相关信息或支持仍可能由 TI 提供,但他们将独力负责满足与其产品及在其应用中使用 TI 产品 相关的所有法律、法规和安全相关要求。客户声明并同意,他们具备制定与实施安全措施所需的全部专业技术和知识,可预见 故障的危险后果、监测故障及其后果、降低有可能造成人身伤害的故障的发生机率并采取适当的补救措施。客户将全额赔偿因 在此类安全关键应用中使用任何 TI 组件而对 TI 及其代理造成的任何损失。

在某些场合中,为了推进安全相关应用有可能对 TI 组件进行特别的促销。TI 的目标是利用此类组件帮助客户设计和创立其特 有的可满足适用的功能安全性标准和要求的终端产品解决方案。尽管如此,此类组件仍然服从这些条款。

TI 组件未获得用于 FDA Class III(或类似的生命攸关医疗设备)的授权许可,除非各方授权官员已经达成了专门管控此类使 用的特别协议。

只有那些 TI 特别注明属于军用等级或"增强型塑料"的 TI 组件才是设计或专门用于军事/航空应用或环境的。购买者认可并同 意,对并非指定面向军事或航空航天用途的 TI 组件进行军事或航空航天方面的应用,其风险由客户单独承担,并且由客户独 力负责满足与此类使用相关的所有法律和法规要求。

TI 己明确指定符合 ISO/TS16949 要求的产品,这些产品主要用于汽车。在任何情况下,因使用非指定产品而无法达到 ISO/TS16949 要求,TI不承担任何责任。

	产品		应用
数字音频	www.ti.com.cn/audio	通信与电信	www.ti.com.cn/telecom
放大器和线性器件	www.ti.com.cn/amplifiers	计算机及周边	www.ti.com.cn/computer
数据转换器	www.ti.com.cn/dataconverters	消费电子	www.ti.com/consumer-apps
DLP® 产品	www.dlp.com	能源	www.ti.com/energy
DSP - 数字信号处理器	www.ti.com.cn/dsp	工业应用	www.ti.com.cn/industrial
时钟和计时器	www.ti.com.cn/clockandtimers	医疗电子	www.ti.com.cn/medical
接口	www.ti.com.cn/interface	安防应用	www.ti.com.cn/security
逻辑	www.ti.com.cn/logic	汽车电子	www.ti.com.cn/automotive
电源管理	www.ti.com.cn/power	视频和影像	www.ti.com.cn/video
微控制器 (MCU)	www.ti.com.cn/microcontrollers		
RFID 系统	www.ti.com.cn/rfidsys		
OMAP应用处理器	www.ti.com/omap		
无线连通性	www.ti.com.cn/wirelessconnectivity	德州仪器在线技术支持社区	www.deyisupport.com

邮寄地址: 上海市浦东新区世纪大道1568 号,中建大厦32 楼邮政编码: 200122 Copyright © 2014, 德州仪器半导体技术(上海)有限公司





5-Dec-2014

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LP5907QMFX-1.2Q1	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	RAFQ	Samples
LP5907QMFX-1.8Q1	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	RAGQ	Samples
LP5907QMFX-2.5Q1	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	RAJQ	Samples
LP5907QMFX-2.8Q1	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	RAKQ	Samples
LP5907QMFX-3.0Q1	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	RALQ	Samples
LP5907QMFX-3.3Q1	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	RAHQ	Samples
LP5907QMFX-3.8Q1	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	RAMQ	Samples
LP5907QMFX-4.5Q1	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	RAIQ	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



## PACKAGE OPTION ADDENDUM

5-Dec-2014

- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF LP5907-Q1:


Catalog: LP5907

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product

DBV (R-PDSO-G5)

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-178 Variation AA.



## DBV (R-PDSO-G5)

## PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



#### 重要声明

德州仪器(TI) 及其下属子公司有权根据 JESD46 最新标准, 对所提供的产品和服务进行更正、修改、增强、改进或其它更改, 并有权根据 JESD48 最新标准中止提供任何产品和服务。客户在下订单前应获取最新的相关信息, 并验证这些信息是否完整且是最新的。所有产品的销售都遵循在订单确认时所提供的TI 销售条款与条件。

TI 保证其所销售的组件的性能符合产品销售时 TI 半导体产品销售条件与条款的适用规范。仅在 TI 保证的范围内,且 TI 认为 有必要时才会使用测试或其它质量控制技术。除非适用法律做出了硬性规定,否则没有必要对每种组件的所有参数进行测试。

TI 对应用帮助或客户产品设计不承担任何义务。客户应对其使用 TI 组件的产品和应用自行负责。为尽量减小与客户产品和应 用相关的风险,客户应提供充分的设计与操作安全措施。

TI 不对任何 TI 专利权、版权、屏蔽作品权或其它与使用了 TI 组件或服务的组合设备、机器或流程相关的 TI 知识产权中授予 的直接或隐含权限作出任何保证或解释。TI 所发布的与第三方产品或服务有关的信息,不能构成从 TI 获得使用这些产品或服 务的许可、授权、或认可。使用此类信息可能需要获得第三方的专利权或其它知识产权方面的许可,或是 TI 的专利权或其它 知识产权方面的许可。

对于 TI 的产品手册或数据表中 TI 信息的重要部分,仅在没有对内容进行任何篡改且带有相关授权、条件、限制和声明的情况 下才允许进行 复制。TI 对此类篡改过的文件不承担任何责任或义务。复制第三方的信息可能需要服从额外的限制条件。

在转售 TI 组件或服务时,如果对该组件或服务参数的陈述与 TI 标明的参数相比存在差异或虚假成分,则会失去相关 TI 组件 或服务的所有明示或暗示授权,且这是不正当的、欺诈性商业行为。TI 对任何此类虚假陈述均不承担任何责任或义务。

客户认可并同意,尽管任何应用相关信息或支持仍可能由 TI 提供,但他们将独力负责满足与其产品及在其应用中使用 TI 产品 相关的所有法律、法规和安全相关要求。客户声明并同意,他们具备制定与实施安全措施所需的全部专业技术和知识,可预见 故障的危险后果、监测故障及其后果、降低有可能造成人身伤害的故障的发生机率并采取适当的补救措施。客户将全额赔偿因 在此类安全关键应用中使用任何 TI 组件而对 TI 及其代理造成的任何损失。

在某些场合中,为了推进安全相关应用有可能对 TI 组件进行特别的促销。TI 的目标是利用此类组件帮助客户设计和创立其特 有的可满足适用的功能安全性标准和要求的终端产品解决方案。尽管如此,此类组件仍然服从这些条款。

TI 组件未获得用于 FDA Class III (或类似的生命攸关医疗设备)的授权许可,除非各方授权官员已经达成了专门管控此类使用的特别协议。

只有那些 TI 特别注明属于军用等级或"增强型塑料"的 TI 组件才是设计或专门用于军事/航空应用或环境的。购买者认可并同 意,对并非指定面向军事或航空航天用途的 TI 组件进行军事或航空航天方面的应用,其风险由客户单独承担,并且由客户独 力负责满足与此类使用相关的所有法律和法规要求。

TI 己明确指定符合 ISO/TS16949 要求的产品,这些产品主要用于汽车。在任何情况下,因使用非指定产品而无法达到 ISO/TS16949 要求,TI不承担任何责任。

	产品		应用		
数字音频	www.ti.com.cn/audio	通信与电信	www.ti.com.cn/telecom		
放大器和线性器件	www.ti.com.cn/amplifiers	计算机及周边	www.ti.com.cn/computer		
数据转换器	www.ti.com.cn/dataconverters	消费电子	www.ti.com/consumer-apps		
DLP® 产品	www.dlp.com	能源	www.ti.com/energy		
DSP - 数字信号处理器	www.ti.com.cn/dsp	工业应用	www.ti.com.cn/industrial		
时钟和计时器	www.ti.com.cn/clockandtimers	医疗电子	www.ti.com.cn/medical		
接口	www.ti.com.cn/interface	安防应用	www.ti.com.cn/security		
逻辑	www.ti.com.cn/logic	汽车电子	www.ti.com.cn/automotive		
电源管理	www.ti.com.cn/power	视频和影像	www.ti.com.cn/video		
微控制器 (MCU)	www.ti.com.cn/microcontrollers				
RFID 系统	www.ti.com.cn/rfidsys				
OMAP应用处理器	www.ti.com/omap				
无线连通性	www.ti.com.cn/wirelessconnectivity	德州仪器在线技术支持社区	www.deyisupport.com		

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2016, Texas Instruments Incorporated