

# Dual SYNC Buck Controller with SPI Interface Infineon° LITIX™ Power Flex



Package	PG-VQFN-48-31
Marking	TLD55012QV
Sales Name	TLD5501-2QV

### 1 Overview

#### **Features**

- Dual-Channel synchronous DC/DC Controller for HIGH POWER LED drivers
- Wide LED forward voltage Range (2 V up to 50 V)
- Wide VIN Range (IC 4.5 V to 40 V, Power 4.5 V to 55 V)
- Switching Frequency Range from 200 kHz to 700 kHz
- SPI for diagnostics and control
- Maximum Efficiency in every condition (up to 96%)
- Constant Current (LED) and Constant Voltage Regulation
- Limp Home Function (Fail Safe Mode)
- EMC optimized device: Features an auto Spread Spectrum
- LED current sense with dedicated monitor Output
- Advanced protection features for device and load
- Enhanced Dimming features: Analog and PWM dimming
- LED current accuracy +/- 3%
- Available in a small thermally enhanced PG-VQFN-48-31 package
- · Automotive AEC Qualified





Figure 1 Application Drawing - TLD5501-2QV as current regulator



### **Dual SYNC Buck Controller with SPI Interface**



#### Overview

### **Description**

The TLD5501-2QV is a synchronous DUAL Channel DC/DC buck controller with built in protection features and SPI interface. This concept is beneficial for driving high power LEDs with maximum system efficiency and minimum number of external components. The TLD5501-2QV offers both analog and digital (PWM) dimming. The switching frequency is adjustable in the range of 200 kHz to 700 kHz. It can be synchronized to an external clock source. A built in programable Spread Spectrum switching frequency modulation and the forced continuous current regulation mode improve the overall EMC behavior. Furthermore the current mode regulation scheme provides a stable regulation loop maintained by small external compensation components. The adjustable soft start feature limits the current peak as well as voltage overshoot at start-up. The TLD5501-2QV is suitable for use in the harsh automotive environment.

### Table 1 Product Summary

Power Stage input voltage range	$V_{POW}$	4.5 V 55 V
Device Input supply voltage range	$V_{ m VIN}$	4.5 V 40 V
Maximum output voltage (depending by the application conditions)	$V_{OUT(max)}$	50 V
Switching Frequency range	$f_{\sf SW}$	200 kHz 700 kHz
Typical NMOS driver on-state resistance at $T_j = 25$ °C (Gate Pull Up)	R <sub>DS(ON_PU)</sub>	2.3 Ω
Typical NMOS driver on-state resistance at $T_j = 25$ °C (Gate Pull Down)	R <sub>DS(ON_PD)</sub>	1.2 Ω
SPI clock frequency	f <sub>SCLK(MAX)</sub>	5 MHz

### **Protective Functions**

- Over load protection of external MOSFETs
- Shorted load, output overvoltage and overcurrent protection
- Input undervoltage protection
- · Thermal shutdown of device with autorestart behavior
- Electrostatic discharge protection (ESD)

### **Diagnostic Functions**

- Latched diagnostic information via SPI
- Open load detection in ON-state
- Device Overtemperature shutdown and Temperature Prewarning
- Smart monitoring and advanced functions provide I<sub>LED</sub> information

### **Limp Home Function**

Limp Home activation via LHI pin

### **Applications**

- Especially designed for driving high power LEDs in automotive applications
- Automotive Exterior Lighting: full LED headlamp assemblies (Low Beam, High Beam, Matrix Beam, Pixel Light)
- General purpose current/voltage controlled DC/DC buck LED driver



**Block Diagram** 

# 2 Block Diagram




Figure 2 Block Diagram - TLD5501-2QV



**Pin Configuration** 

# 3 Pin Configuration

# 3.1 Pin Assignment




Figure 3 Pin Configuration - TLD5501-2QV

### **Dual SYNC Buck Controller with SPI Interface**



**Pin Configuration** 

#### **Pin Definitions and Functions** 3.2

Pin	Symbol	I/ <sup>1)</sup>	Function
Power	Supply		
16,34 ,35	n.c.	-	Not connected, tie to AGND on the Layout;
37	VIN	-	Power Supply Voltage; Supply for internal biasing.
31	VDD	-	<b>Digital GPIO Supply Voltage;</b> Connect to reverse voltage protected 5 V or 3.3 V supply.
45	IVCC_EXT	I PD	External LDO input; Input to alternatively supply internal Gate Drivers via an external LDO. Connect to IVCC pin to use internal LDO to supply gate drivers. Must not be left open.
5,8	PGND1, 2	-	<b>Power Ground;</b> Ground for power potential. Connect externally close to the chip.
26	VSS	-	Digital GPIO Ground; Ground for GPIO pins.
22	AGND	-	Analog Ground; Ground Reference
-	EP	-	<b>Exposed Pad;</b> Connect to external heatspreading Cu area (e.g. inner GND layer of multilayer PCB with thermal vias).
Gate D	river Stages		
2	HSGD1	0	<b>Highside Gate Driver Output 1;</b> Drives the top n-channel MOSFET with a voltage equal to $V_{\rm IVCC\_EXT}$ superimposed on the switch node voltage SWN1. Connect to gate of external switching MOSFET.
11	HSGD2	0	<b>Highside Gate Driver Output 2;</b> Drives the top n-channel MOSFET with a voltage equal to $V_{\rm IVCC\_EXT}$ superimposed on the switch node voltage SWN2. Connect to gate of external switching MOSFET.
6	LSGD1	0	<b>Lowside Gate Driver Output 1;</b> Drives the lowside n-channel MOSFET between GND and $V_{\text{IVCC\_EXT}}$ . Connect to gate of external switching MOSFET.
7	LSGD2	0	<b>Lowside Gate Driver Output 2;</b> Drives the lowside n-channel MOSFET between GND and $V_{\text{IVCC\_EXT}}$ . Connect to gate of external switching MOSFET.
4	SWN1	Ю	Switch Node 1;
9	SWN2	Ю	Switch Node 2;
39	IVCC	0	Internal LDO output; Used for internal biasing and gate driver supply. Bypass with external capacitor close to the pin. Pin must not be left open.

### **Dual SYNC Buck Controller with SPI Interface**



### **Pin Configuration**

Pin	Symbol	I/ O	1)	Function
Input	s and Outputs			
38	LHI	I	PD	Limp Home Input Pin; Used to enter in Limp Home state during Fail Safe condition.
23	TEST2	-		<b>Test Pin;</b> Used for Infineon end of line test, connect to GND in application.
36	EN/INUVLO	I	PD	Enable/Input Under Voltage Lock Out; Used to put the device in a low current consumption mode, with additional capability to fix an undervoltage threshold via external components. Pin must not be left open.
25	FREQ	I	1	Frequency Select Input; Connect external resistor to GND to set frequency.
24	SYNC	I	PD	Synchronization Input;
	District			Apply external clock signal for synchronization.
32	PWMI1		PD	. , 5 .
33	PWMI2	I	PD	. , 5 .
1	FBH1	I		Output current Feedback Positive for CH1; Non inverting Input (+) CH1.
12	FBH2	I		Output current Feedback Positive for CH2; Non inverting Input (+) CH2.
48	FBL1	I		Output current Feedback Negative for CH1; Inverting Input (-) CH1.
13	FBL2	I		Output current Feedback Negative for CH2; Inverting Input (-) CH2.
3	BST1	Ю		Bootstrap capacitor; Used for internal biasing and to drive the Highside Switch HSGD1. Bypass to SWN1 with external capacitor close to the pin. Pin must not be left open.
10	BST2	Ю		Bootstrap capacitor; Used for internal biasing and to drive the Highside Switch HSGD2. Bypass to SWN2 with external capacitor close to the pin. Pin must not be left open.
46	SWCS1	I		Current Sense Input for CH1; Inductor current sense CH1 - Non Inverting Input (+).
15	SWCS2	I		Current Sense Input for CH2; Inductor current sense CH2 - Non Inverting Input (+).
47	SGND1	I		Current Sense Ground for CH1; Inductor current sense CH1 - Inverting Input (-). Route as Differential net with SWCS1 on the Layout.
14	SGND2	1		Current Sense Ground for CH2; Inductor current sense CH2 - Inverting Input (-). Route as Differential net with SWCS2 on the Layout.

### **Dual SYNC Buck Controller with SPI Interface**



### **Pin Configuration**

Pin	Symbol	I/ O	1)	Function					
43	COMP1	0		Compensation Network Pin for CH1; Connect R and C network to pin for stability phase margin adjustment for CH1.					
18	COMP2	0		Compensation Network Pin for CH2; Connect R and C network to pin for stability phase margin adjustment for CH2.					
40	SOFT_START1	0		<b>Softstart configuration Pin for CH1;</b> Connect a capacitor $C_{\text{SOFT\_START1}}$ to GND to fix a soft start ramp default time.					
21	SOFT_START2	0		<b>Softstart configuration Pin for CH2;</b> Connect a capacitor $C_{\text{SOFT\_START2}}$ to GND to fix a soft start ramp default time.					
42	VFB1	I		Voltage Feedback Pin for CH1; VFB is intended to set output protection functions for CH1.					
19	VFB2	I		Voltage Feedback Pin for CH2; VFB is intended to set output protection functions for CH2.					
41	SET1	I		Analog current sense adjustment Pin for CH1;					
20	SET2	I		Analog current sense adjustment Pin for CH2;					
44	IOUTMON1	0	PD	Output current monitor output 1;  Monitor pin that produces a linear function of I <sub>OUT</sub> as a voltage.					
17	IOUTMON2	0	PD	Output current monitor output 2; Monitor pin that produces a linear function of $I_{OUT}$ as a voltage.					
SPI			1						
30	SI	1	PD	Serial data in; Digital input 5 V or 3.3 V.					
29	SCLK	I	PD	PD <b>Serial clock;</b> Digital input 5 V or 3.3 V.					
28	CSN	I	PU	PU <b>SPI chip select;</b> Digital input 5 V or 3.3 V. Active LOW.					
27	SO	0	*	<b>Serial data out;</b> Digital output, referenced to $V_{DD}$ .					

<sup>1)</sup> O: Output, I: Input,

PD: pull-down circuit integrated,

PU: pull-up circuit integrated



### **General Product Characteristics**

#### **General Product Characteristics** 4

#### **Absolute Maximum Ratings** 4.1

Absolute Maximum Ratings<sup>1)</sup> Table 2  $T_J$  = -40°C to +150°C; all voltages with respect to AGND, (unless otherwise specified)

Parameter	Symbol		Value	s	Unit	Note or	Number
		Min.	Тур.	Max.		<b>Test Condition</b>	
Supply Voltages	1						
VIN	$V_{VIN}$	-0.3	-	60	V	_	P_4.1.1
Supply Input							
VDD	$V_{\rm VDD}$	-0.3	-	6	V	_	P_4.1.2
Digital supply voltage							
IVCC	$V_{\text{IVCC}}$	-0.3	-	6	V	_	P_4.1.3
Internal Linear Voltage Regulator							
Output voltage	.,	0.0			.,		5 4 4 4
IVCC_EXT	$V_{\text{IVCC\_EXT}}$	-0.3	_	6	V	_	P_4.1.4
External Linear Voltage Regulator Input voltage							
Gate Driver Stages							
LSGD1,2 - PGND1,2	V <sub>LSGD1,2</sub> -	-0.3	_	5.5	V	_	P_4.1.54
Lowside Gatedriver voltage	PGND1,2						
HSGD1,2 - SWN1,2	V <sub>HSGD1,2</sub> -	-0.3	_	5.5	V	_	P_4.1.55
Highside Gatedriver voltage	SWN1,2						
SWN1, SWN2	V <sub>SWN1, 2</sub>	-1	_	60	V	_	P_4.1.6
switching node voltage							
(BST1-SWN1), (BST2-SWN2)	$V_{\rm BST1,2-}$	-0.3	-	6	V	_	P_4.1.7
Boostrap voltage	SWN1,2						
BST1, BST2	$V_{\rm BST1,2}$	-0.3	-	65	V	_	P_4.1.8
Boostrap voltage related to GND							
SWCS1,2	$V_{\rm SWCS1,2}$	-0.3	-	0.3	V	_	P_4.1.42
Switch Current Sense Input voltages							
SGND1,2	$V_{\rm SGND1,2}$	-0.3	-	0.3	V	_	P_4.1.43
Switch Current Sense GND voltages							
SWCS1,2-SGND1,2 Switch Current Sense differential	$V_{\mathrm{SWCS1,2}}$	-0.5	-	0.5	V	_	P_4.1.44
voltages	SGND1,2						
PGND1,2	V	-0.3	_	0.3	V	_	P_4.1.28
Power GND voltage	$V_{\text{PGND1,2}}$	0.5		0.5			1_1.1.20
High voltage Pins	1			1	I	1	
FBH1,2; FBL1,2	V <sub>FBH1,2;</sub>	-0.3	-	60	V	_	P_4.1.45
Feedback Error Amplifier voltages	FBL1,2						

### **Dual SYNC Buck Controller with SPI Interface**



### **General Product Characteristics**

Table 2 Absolute Maximum Ratings<sup>1)</sup> (cont'd)  $T_{J} = -40^{\circ}\text{C to } +150^{\circ}\text{C; all voltages with respect to AGND, (unless otherwise specified)}$ 

Parameter	Symbol		Value	s	Unit	Note or	Number
		Min.	Тур.	Max.		<b>Test Condition</b>	
FBH1,2-FBL1,2 Feedback Error Amplifier differential voltages	V <sub>FBH1,2</sub> -FBL1,2	-0.5	_	0.5	V	-	P_4.1.47
EN/INUVLO Device enable/input undervoltage lockout	V <sub>EN/INUVLO</sub>	-0.3	_	60	V	-	P_4.1.16
Digital (I/O) Pins							
PWMI1,2 Digital Input voltages	V <sub>PWMI1,2</sub>	-0.3	_	5.5	V	-	P_4.1.49
CSN Voltage at Chip Select pin	V <sub>CSN</sub>	-0.3	_	5.5	V	-	P_4.1.18
SCLK Voltage at Serial Clock pin	V <sub>SCLK</sub>	-0.3	_	5.5	V	-	P_4.1.19
SI Voltage at Serial Input pin	$V_{\rm SI}$	-0.3	_	5.5	V	-	P_4.1.20
SO Voltage at Serial Output pin	$V_{SO}$	-0.3	_	5.5	V	-	P_4.1.21
SYNC Synchronization Input voltage	$V_{SYNC}$	-0.3	_	5.5	V	-	P_4.1.22
LHI Limp Home Input Voltage	$V_{LHI}$	-0.3	_	5.5	V	-	P_4.1.58
LHI Limp Home Input Current	I <sub>LHI</sub>	-5	_	_	mA	-	P_4.1.60
Analog Pins							
VFB1,2 Loop Input voltages	$V_{\rm VFB1,2}$	-0.3	_	5.5	V	-	P_4.1.50
SET1,2 Analog dimming Input voltage	V <sub>SET1,2</sub>	-0.3	_	5.5	V	_	P_4.1.56
COMP1,2 Compensation Input voltages	V <sub>COMP1,2</sub>	-0.3	_	3.6	V	-	P_4.1.52
SOFT_START1,2 Softstart Voltages	V <sub>SOFT_STAR</sub>	-0.3	_	3.6	V	-	P_4.1.53
FREQ Voltage at frequency selection pin	$V_{FREQ}$	-0.3	_	3.6	V	-	P_4.1.32
IOUTMON1,2 Voltages at output monitor pins	V <sub>IOUTMON1</sub> ,	-0.3	_	5.5	V	_	P_4.1.59
Temperatures			•		·		
Junction Temperature	$T_{\rm j}$	-40	_	150	°C	_	P_4.1.35
Storage Temperature	$T_{\rm stg}$	-55	-	150	°C	_	P_4.1.36

### **Dual SYNC Buck Controller with SPI Interface**



#### **General Product Characteristics**

Absolute Maximum Ratings<sup>1)</sup> (cont'd) Table 2  $T_1 = -40$ °C to +150°C; all voltages with respect to AGND, (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or	Number
		Min.	Тур.	Max.		<b>Test Condition</b>	
ESD Resistivity of all Pins	V <sub>ESD,HBM</sub>	-2	_	2	kV	HBM <sup>2)</sup>	P_4.1.37
ESD Resistivity to GND	$V_{\rm ESD,CDM}$	-500	-	500	٧	CDM <sup>3)</sup>	P_4.1.38
ESD Resistivity of corner Pins to GND	V <sub>ESD,CDM_c</sub>	-750	-	750	V	CDM <sup>3)</sup>	P_4.1.39
	orner						

- 1) Not subject to production test, specified by design.
- 2) ESD susceptibility, HBM according to ANSI/ESDA/JEDEC JS001 (1.5 k $\Omega$ , 100 pF)
- 3) ESD susceptibility, Charged Device Model "CDM" ESDA STM5.3.1 or ANSI/ESD S.5.3.1

Note:

Stresses above the ones listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Integrated protection functions are designed to prevent IC destruction under fault conditions described in the datasheet. Fault conditions are considered as "outside" normal operating range. Protection functions are not designed for continuous repetitive operation.

#### 4.2 **Functional Range**

**Functional Range** Table 3

Parameter	Symbo		Values			Note or	Number
	l	Min.	Тур.	Max.		Test Condition	
Device Extended Supply Voltage Range	$V_{VIN}$	4.5	-	40	V	1)	P_4.2.1
Device Nominal Supply Voltage Range	$V_{VIN}$	8	-	36	V	-	P_4.2.2
Power Stage Voltage Range	$V_{POW}$	4.5	_	55	V	1)	P_4.2.5
Digital Supply Voltage	$V_{\mathrm{DD}}$	3	_	5.5	V	_	P_4.2.3
Junction Temperature	T <sub>j</sub>	-40	-	150	°C	_	P_4.2.4

<sup>1)</sup> Not subject to production test, specified by design.

Note:

Within the functional range the IC operates as described in the circuit description. The electrical characteristics are specified within the conditions given in the related electrical characteristics table.

#### **Thermal Resistance** 4.3

Note:

This thermal data was generated in accordance with JEDEC JESD51 standards. For more information, go to www.jedec.org.

### **Dual SYNC Buck Controller with SPI Interface**



### **General Product Characteristics**

### Table 4

Parameter	Symbol	Symbol Val			Unit	Note or	Numbe
		Min.	Тур.	Max.		Test Condition	r
Junction to Case	R <sub>thJC</sub>	-	0.9	_	K/W	1) 2)	P_4.3.1
Junction to Ambient	R <sub>thJA</sub>	-	25	_	K/W	<sup>3)</sup> 2s2p	P_4.3.2

- 1) Not subject to production test, specified by design.
- 2) Specified  $R_{th,IC}$  value is simulated at natural convection on a cold plate setup (all pins and the exposed pad are fixed to ambient temperature). Ta = 25°C; The IC is dissipating 1 W.
- 3) Specified  $R_{\rm thJA}$  value is according to JEDEC 2s2p (JESD 51-7) + (JESD 51-5) and JEDEC 1s0p (JESD 51-3) + heatsink area at natural convection on FR4 board; The device was simulated on a 76.2 x 114.3 x 1.5 mm board. The 2s2p board has 2 outer copper layers (2 x 70  $\mu$ m Cu) and 2 inner copper layers (2 x 35  $\mu$ m Cu). A thermal via (diameter = 0.3 mm and 25 μm plating) array was applied under the exposed pad and connected the first outer layer (top) to the first inner layer and second outer layer (bottom) of the JEDEC PCB. Ta = 25°C; The IC is dissipating 1 W.



**Power Supply** 

### 5 Power Supply

The TLD5501-2QV is supplied by the following pins:

- VIN (main supply voltage)
- VDD (digital supply voltage)
- IVCC\_EXT (supply for internal gate driver stages)

The VIN supply, in combination with the VDD supply, provides internal supply voltages for the analog and digital blocks. In situations where VIN voltage drops below VDD voltage, an increased current consumption may be observed at the VDD pin.

The SPI and IO interfaces are supplied by the VDD pin.

IVCC\_EXT is the supply for the low side driver stages. This supply is used also to charge, through external Schottky diodes, the bootstrap capacitors which provide supply voltages to the high side driver stages. If no external voltage is available this pin must be shorted to IVCC, which is the output of an internal 5 V LDO.

The supply pins VIN, VDD and IVCC\_EXT have undervoltage detections.

Undervoltage on VDD supply voltage prevents the activation of the gate driver stages and any SPI communication (the SPI registers are reset). Undervoltage on IVCC\_EXT or IVCC voltages forces a deactivation of the driver stages, thus stopping the switching activity, but has no effect on the SPI register settings.

Moreover the double function pin EN/INUVLO can be used as an input undervoltage protection by placing a resistor divider from VIN to GND .

If EN/INUVLO undervoltage is detected, it will turn-off the IVCC voltage regulator, stop switching, stop communications and reset all the registers.

**Figure 4** shows a basic concept drawing of the supply domains and interactions among pins VIN, VDD and IVCC/IVCC\_EXT.




Figure 4 Power Supply Concept Drawing

### **Dual SYNC Buck Controller with SPI Interface**



### **Power Supply**

### Usage of EN/INUVLO pin in different applications

The pin EN/INUVLO is a double function pin and can be used to put the device into a low current consumption mode. An undervoltage threshold is fixed by placing an external resistor divider (A) in order to avoid low voltage operating conditions. This pin can be driven by a μC-port as shown in (B) (C).




Figure 5 Usage of EN/INUVLO pin in different applications

### **Dual SYNC Buck Controller with SPI Interface**



### **Power Supply**

### **5.1** Different Power States

TLD5501-2QV has the following power states:

- SLEEP state
- IDLE state
- LIMP HOME state
- ACTIVE state

The transition between the power states is determined according to these variables after a filter time of max. 3 clock cycles:

- VIN level
- EN/INUVLO level
- IVCC level
- IVCC\_EXT level
- VDD level
- LHI level
- DVCCTRL.IDLE bit state

The state diagram including the possible transitions is shown in Figure 6.

The Power-up condition is entered when the supply voltage  $V_{\text{VIN}}$  exceed its minimum supply voltage threshold  $V_{\text{VIN}(\text{ON})}$ .

#### **SLEEP**

When the device is powered it enters the SLEEP state, all outputs are OFF and the SPI registers are reset, independently from the supply voltages at the pins VIN , VDD, IVCC, and IVCC\_EXT. The current consumption is low. Refer to parameters:  $I_{\text{VDD(SLEEP)}}$ , and  $I_{\text{VIN(SLEEP)}}$ .

The transition from SLEEP to ACTIVE state requires a specified time:  $t_{\text{ACTIVE}}$ .

#### **IDLE**

In IDLE state, the current consumption of the device can reach the limits given by parameter  $I_{\rm VDD}$  (P\_5.3.4). The internal voltage regulator is working. Not all diagnosis functions are available (refer to **Chapter 10** for additional informations). In this state there is no switching activity, independently from the supply voltages  $V_{\rm IN}$ ,  $V_{\rm DD}$ , IVCC and IVCC\_EXT. When  $V_{\rm DD}$  is available, the SPI registers are working and SPI communication is possible.

### **Limp Home**

The Limp Home state is beneficial to fulfill system safety requirements and provides the possibility to maintain a defined current/voltage level on the output via a backup control circuitry. The backup control circuitry turns on required loads during a malfunction of the  $\mu$ C. For detailed info, refer to **Chapter 8**.

When Limp Home state is entered, SPI registers are reset to their default values. In order to regulate the output current/voltage, it is necessary that  $V_{\rm IN}$  and IVCC\_EXT are present and above their undervoltage threshold. If also VDD is above its undervoltage threshold, SPI communication is possible but only in read mode.

#### **ACTIVE**

In active state the device will start switching activity to provide power at the output only when PWMI1,2 = HIGH or LOOPCTRL\_CH1, 2. PWM\_1, 2 = HIGH. To start the Highside gate drivers HSGD1,2 the voltage level  $V_{\rm BST1,2}$  -  $V_{\rm SWN1,2}$  needs to be above the threshold  $V_{\rm BST1,2}$  -  $V_{\rm SWN1,2\_UVth}$ . In order to recharge the bootstrap capacitor, sporadic switching activity could also be observed when PWMI1,2 = LOW and LOOPCTRL\_CH1,2.PWM\_1,2 =

### **Dual SYNC Buck Controller with SPI Interface**



### **Power Supply**

LOW. In ACTIVE state the device current consumption via  $V_{IN}$  and  $V_{DD}$  is dependent on the external MOSFET used and the switching frequency  $f_{SW}$ .




Figure 6 Simplified State Diagram

### 5.2 Different Possibilities to RESET the device

There are several reset triggers implemented in the device.

After any kind of reset, the Transmission Error Flag (TER) is set to HIGH.

### **Under Voltage Reset:**

EN/INUVLO: When EN/INUVLO is below  $V_{\rm EN/INUVLOth}$  (P\_5.3.7), the SPI interface is not working and all the registers are reset to their default values. In addition, the device enters SLEEP mode and the current consumption is minimized.

VDD: When  $V_{\text{VDD}}$  is below  $V_{\text{VDD(UV)}}$  (P\_5.3.6), the SPI interface is not working and all the registers are reset to their default values.

### **Reset via SPI command:**

There is a command (DVCCTRL.SWRST = HIGH) available to RESET all writeable registers to their default values. Note that the result coming from the Calibration routine, which is readable by the SPI when LOOPCTRL CH1, 2 = HIGH, is not reset by the SWRST.

#### **Reset via Limp Home:**

When Limp Home state is detected the registers are reset to the default values.



**Power Supply** 

#### **Electrical Characteristics 5.3**

**EC Power Supply** Table 5

 $V_{IN}$  = 8 V to 36 V,  $T_{I}$  = -40°C to +150°C, all voltages with respect to AGND; (unless otherwise specified)

Parameter	Symbol		Value	S	Unit	Note or	Number
		Min.	Тур.	Мах.		Test Condition	
Power Supply V <sub>IN</sub>			•	*	<del></del>		•
Input Voltage Startup	V <sub>VIN(ON)</sub>	_	_	4.7	V	$V_{\text{IN}}$ increasing; $V_{\text{EN/INUVLO}} = \text{HIGH};$ $V_{\text{DD}} = 5 \text{ V};$ IVCC = IVCC_EXT = 10 mA;	P_5.3.1
Input Undervoltage switch OFF	$V_{VIN(OFF)}$	-	_	4.5	V	$V_{\text{IN}}$ decreasing; $V_{\text{EN/INUVLO}} = \text{HIGH};$ $V_{\text{DD}} = 5 \text{ V};$ IVCC = IVCC_EXT = 10 mA;	P_5.3.14
Device operating current	I <sub>VIN(ACTIVE)</sub>	-	6.2	9	mA	<sup>1)</sup> ACTIVE mode; $V_{\text{PWMI1,2}} = 0 \text{ V};$	P_5.3.2
V <sub>IN</sub> Sleep mode supply current	I <sub>VIN(SLEEP)</sub>	_	-	1.5	μΑ	$V_{\text{EN/INUVLO}} = 0 \text{ V};$ $V_{\text{CSN}} = V_{\text{DD}} = 5 \text{ V};$ $V_{\text{IN}} = 13.5 \text{ V};$ $V_{\text{IVCC}} = V_{\text{IVCC\_EXT}} = 0 \text{ V};$	P_5.3.3
Digital Power Supply V <sub>DD</sub>						1	1
Digital supply current	I <sub>VDD</sub>	_	-	0.5	mA	$V_{IN} = 13.5 \text{ V};$ $f_{SCLK} = 0 \text{ Hz};$ $V_{PWMI1,2} = 0 \text{ V};$ $V_{EN} = V_{CSN} = V_{DD} = 5 \text{ V};$	P_5.3.4
Digital Supply Sleep mode current	I <sub>VDD(SLEEP)</sub>	-	_	1.5	μΑ	$V_{\text{EN/INUVLO}} = 0 \text{ V};$ $V_{\text{CSN}} = V_{\text{DD}} = 5 \text{ V};$ $V_{\text{IN}} = 13.5 \text{ V};$ $V_{\text{IVCC}} = V_{\text{IVCC\_EXT}} = 0 \text{ V};$	P_5.3.5
Undervoltage shutdown threshold voltage	$V_{\text{VDD(UV)}}$	1	-	3	V	$V_{\rm CSN} = V_{\rm DD};$ $V_{\rm SI} = V_{\rm SCLK} = 0 \text{ V};$ SO from LOW to HIGH impedance;	P_5.3.6
<b>EN/INUVLO Pin characteristics</b>	•	•	•	•	•		•
Input Undervoltage falling Threshold	V <sub>EN/INUVLOth</sub>	1.6	1.75	1.9	V	-	P_5.3.7
EN/INUVLO Rising Hysteresis	V <sub>EN/INUVLO(hy</sub> st)	-	90	-	mV	1)	P_5.3.8
EN/INUVLO input Current LOW	I <sub>EN/INUVLO(LO</sub>	0.45	0.89	1.34	μΑ	$V_{\rm EN/INUVLO} = 0.8  \mathrm{V};$	P_5.3.9

### **Dual SYNC Buck Controller with SPI Interface**



### **Power Supply**

#### **EC Power Supply** (cont'd) Table 5

 $V_{\rm IN}$  = 8 V to 36 V,  $T_{\rm J}$  = -40°C to +150°C, all voltages with respect to AGND; (unless otherwise specified)

Parameter	Symbol		Value	s	Unit	Note or Test Condition	Number
		Min.	Тур.	Max.			
EN/INUVLO input Current HIGH	I <sub>EN/INUVLO(HI</sub>	1.1	2.2	3.3	μΑ	$V_{\rm EN/INUVLO} = 2 \text{ V};$	P_5.3.10
LHI Pin characteristics							
LOW level	$V_{\mathrm{LHI}(\mathrm{L})}$	0	-	0.8	V	_	P_5.3.16
HIGH level	$V_{\rm LHI(H)}$	2.0	-	5.5	V	_	P_5.3.17
L-Input pull-down current	I <sub>LHI(L)</sub>	6	12	18	μΑ	$V_{LHI} = 0.8 \text{ V};$	P_5.3.18
H-Input pull-down current	I <sub>LHI(H)</sub>	15	30	45	μΑ	V <sub>LHI</sub> = 2.0 V;	P_5.3.19
Timings			•				
SLEEP mode to ACTIVE time	t <sub>ACTIVE</sub>	_	-	0.7	ms	1) $V_{\text{IVCC}} = V_{\text{IVCC\_EXT}};$ $C_{\text{IVCC}} = 10 \mu\text{F};$ $V_{\text{IN}} = 13.5 \text{V};$ $V_{\text{DD}} = 5 \text{V};$	P_5.3.11

<sup>1)</sup> Not subject to production test, specified by design.

### **Dual SYNC Buck Controller with SPI Interface**



### **Regulator Description**

# **6** Regulator Description

The TLD5501-2QV includes all of the functions necessary to provide constant current to the output as usually required to drive LEDs. A voltage mode regulation can also be implemented (Refer to **Chapter 6.5**).

In deep buck applications, due to duty cycle limitations ( $D_{\text{BUCK\_MIN}}$ ) the device will enter pulse skipping mode in order to keep regulating the average output current, the ouptut ripple may increase.

The minimum duty cycle is dependent by the  $f_{sw}$ .

### 6.1 Regulator Diagram Description

An analog current control loop (A5, A4 with complessive gain =  $IFBx_{gm}$ ) connected to the sensing pins FBL1,2, FBH1,2 regulates the output current.

The regulator function is implemented by a pulse width modulated (PWM) current mode controller. The error in the output current loop is used to determine the appropriate duty cycle to get a constant output current.

An external compensation network ( $R_{COMP}$ ,  $C_{COMP}$ ) is used to adjust the control loop to various application boundary conditions.

The inductor current for the current mode loop is sensed by the  $R_{SWCS}$  resistor.

 $R_{SWCS}$  is used also to limit the maximum external switches / inductor current.

If the Voltage across  $R_{SWCS}$  exceeds its overcurrent threshold ( $V_{SWCS1,2\_buck}$ ) the device reduces the duty cycle in order to bring the switches current below the imposed limit.

The current mode controller has a built-in slope compensation as well to prevent sub-harmonic oscillations.

The control loop logic block (LOGIC\_CHx) provides a PWM signal to two internal gate drivers. The gate drivers (HSGD1,2 and LSGD1,2) are used to drive external MOSFETs. Once the soft start expires a forced CCM regulation mode is performed.

The control loop block diagram displayed in **Figure 7** shows a typical constant current application. The voltage across  $R_{FB}$  sets the output current.

The output current is fixed via the SPI parameter (LEDCURRADIM\_CH1, 2.ADIMVAL\_CH1,  $2 = 11110000_B = default$  at 100%) plus an offset trimming (LEDCURRCAL\_CH1, 2.CALIBVAL\_CH1,  $2 = 0000_B = default$  in the middle of the range). Refer to **Chapter 8.1** for more details.



### **Regulator Description**




Figure 7 Regulator Block Diagram (similar for both Channels) - TLD5501-2QV



### **Regulator Description**

### 6.2 Adjustable Soft Start Ramp

The soft start routine limits the current through the inductor and the external MOSFET switches during initialization to minimize potential overshoots at the output.

The soft start routine is applied:

- At first turn on (first PWM rise after EN = High)
- · After Output Short to GND detection
- After channel stop via low analog dimming value (see Chapter 8 for details)

The soft start rising edge gradually increases the current of the inductor ( $L_{OUT}$ ) over  $t_{SOFT\_START1,2}$  by clamping the COMP1,2 voltage . The soft start ramp is defined by a capacitor placed at the SOFT\_START1,2 pin.

Selection of the SOFT\_START1,2 capacitor ( $C_{SOFT\_START1,2}$ ) can be done according to the approximate formula described in **Equation (6.1)**:

$$t_{SOFT\_START\ 1,2} = \frac{0.9V}{I_{SOFT\_START\ 1,2(PU)}} \cdot C_{SOFT\_START\ 1,2} \tag{6.1}$$

The SOFT START1,2 pins are also used to implement a fault mask and wait-before-retry time, on rising and falling edge respectively, see **Figure 8** and chapter **Chapter 10.2** for details.

If a short on the output is detected, a pull-down current source  $I_{\text{SOFT\_START1,2\_PD}}$  (P\_6.4.59) is activated. This current brings down the  $V_{\text{SOFT\_START1,2}}$  until  $V_{\text{SOFT\_START1,2\_RESET}}$  (P\_6.4.61) is reached, then the pull-up current source  $I_{\text{SOFT\_START1,2\_PU}}$  (P\_6.4.58) turns on again. If the fault condition hasn't been removed until  $V_{\text{SOFT\_START1,2\_LOFF}}$  (P\_6.4.60) is reached, the pull-down current source turns back on again, initiating a new cycle. This will continue until the fault is removed.




Figure 8 Soft Start timing diagram on a short to ground detected by the VFB1 pin




### **Regulator Description**

#### 6.3 **Switching Frequency setup**

The switching frequency can be set from 200 kHz to 700 kHz by an external resistor connected from the FREQ pin to GND or by supplying a sync signal as specified in chapter Chapter 11.2. Select the switching frequency with an external resistor according to the graph in Figure 9 or the following approximate formulas.

$$f_{SW}[kHz] = 5375*(R_{FREQ}[k\Omega])^{-0.8}$$
(6.2)

$$R_{FRE}(k\Omega) = 46023^* (f_{SW}[kHz])^{-1.25}$$
(6.3)




Switching Frequency  $f_{SW}$  versus Frequency Select Resistor to GND  $R_{FREO}$ Figure 9

#### 6.4 Flexible current sense

The flexible current sense implementation enables highside and lowside current sensing.

The Figure 10 displays the application examples for the highside and lowside current sense concept.



Highside and lowside current sensing - TLD5501-2QV Figure 10



### **Regulator Description**

### 6.5 Programming Output Voltage (Constant Voltage Regulation)

For a voltage regulator, the output voltage can be set by selecting the values  $R_{FBx1}$ ,  $R_{FBx2}$  and  $R_{FBx3}$  according to the following **Equation (6.4)**:

$$V_{OUT1,2} = \left(I_{FBH1,2} + \frac{V_{FBH1,2-FBI1,2}}{R_{FB21,2}}\right) \cdot R_{FB1,2} + \left(\frac{V_{FBH1,2-FBI1,2}}{R_{FB21,2}} - I_{FBI1,2}\right) \cdot R_{FB31,2} + V_{FBH1,2-FBI1,2}$$

$$(6.4)$$

After the output voltage is fixed via the resistor divider, the value can be changed via the Analog Dimming bits ADIMVAL CH1, 2.

If Analog dimming is performed, due to the variations on the  $I_{\text{FBL}}$  ( $I_{\text{FBL1},2\_\text{HSS}}$  (P\_6.4.52) and  $I_{\text{FBL1},2\_\text{LSS}}$  (P\_6.4.54)) current on the entire voltage spanning, a non linearity on the output voltage may be observed. To minimize this effect RFBx resistors should be properly dimensioned.




Figure 11 Programming Output Voltage (Constant Voltage Regulation)

### **Dual SYNC Buck Controller with SPI Interface**



### **Regulator Description**

#### **Electrical Characteristics** 6.6

Table 6 **EC Regulator** 

 $V_{IN}$  = 8 V to 36 V,  $T_{J}$  = -40°C to +150°C, all voltages with respect to AGND (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or	Number
		Min.	Тур.	Max.		<b>Test Condition</b>	
Regulator:	-	1	+				+
V <sub>(FBH1,2-FBL1,2)</sub> thresholds	V <sub>(FBH1,2-</sub> FBL1,2)	145.5	150	154.5	mV	ADIM.ADIMVAL_C H1,2=11110000 <sub>B</sub> ;	P_6.4.43
V <sub>(FBH1,2-FBL1,2)</sub> thresholds @ analog dimming 10%	V <sub>(FBH1,2-</sub> FBL1,2)_10	12	15	18	mV	ADIM. ADIMVAL_C H1, 2 = 00011000 <sub>B</sub> ; Calibration Procedure not performed	P_6.4.47
FBH1,2 Bias currents @ highside sensing setup	I <sub>FBH1,2_HSS</sub>	65	100	156	μΑ	$V_{\text{FBL1,2}} = 7 \text{ V};$ $V_{\text{FBH1,2 - FBL1,2}} =$ 150 mV;	P_6.4.51
FBL1,2 Bias currents @ highside sensing setup	I <sub>FBL1,2_HSS</sub>	17	30	45	μΑ	$V_{\text{FBL1,2}} = 7 \text{ V};$ $V_{\text{FBH1,2-FBL1,2}} = 150 \text{ mV};$	P_6.4.52
FBH1,2 Bias currents @ lowside sensing setup	I <sub>FBH1,2_LSS</sub>	-7.5	-4	-2.5	μΑ	$V_{\text{FBL1,2}} = 0 \text{ V};$ $V_{\text{FBH1,2-FBL1,2}} = 150 \text{ mV};$	P_6.4.53
FBL1,2 Bias currents @ lowside sensing setup	I <sub>FBL1,2_LSS</sub>	-45	-30	-20	μΑ	$V_{\text{FBL1,2}} = 0 \text{ V};$ $V_{\text{FBH1,2 - FBL1,2}} =$ 150 mV;	P_6.4.54
FBH-FBL High Side sensing entry threshold	V <sub>FBH_HSS_in</sub>	1.9	2	2.1	V	<sup>1)</sup> V <sub>FBH1,2</sub> increasing;	P_6.9.1
FBH-FBL High Side sensing exit threshold	V <sub>FBH_HSS_d</sub>	1.65	1.75	1.85	V	<sup>1)</sup> V <sub>FBH1,2</sub> decreasing;	P_6.9.2
OUT Current sense Amplifier g <sub>m</sub>	<i>IFBx</i> <sub>gm</sub>	_	890	-	μS	1)	P_6.4.10
Output Monitor Voltages	V <sub>IOUTMON1</sub> ,	1.33	1.4	1.47	V	V <sub>FBH1,2 - FBL1,2</sub> = 150 mV;	P_6.5.1
Minimum BUCK Duty Cycle	D <sub>BUCK_MIN</sub>	-	4	5.5	%	$^{1)}f_{sw} = 300 \text{ kHZ};$	P_6.8.2
Maximum BUCK Duty Cycle	D <sub>BUCK_MAX</sub>	90.5	92	94	%	$^{1)}f_{sw} = 300 \text{ kHZ};$	P_6.5.2
Switch Peak Over Current Thresholds - BUCK	V <sub>SWCS1,2_bu</sub>	-60	-50	-40	mV	1)	P_10.8.2 5
Soft Start							
Soft Start1,2 pull up currents	I <sub>Soft_Start1,2</sub>	21	27	34	μΑ	$V_{\text{Soft\_Start1,2}} = 1 \text{ V};$	P_6.4.58
Soft Start1,2 pull down currents		2.1	2.7	3.4	μΑ	$V_{\text{Soft\_Start1,2}} = 1 \text{ V};$	P_6.4.59

### **Dual SYNC Buck Controller with SPI Interface**



### **Regulator Description**

Table 6 EC Regulator (cont'd)

 $V_{\rm IN}$  = 8 V to 36 V,  $T_{\rm J}$  = -40°C to +150°C, all voltages with respect to AGND (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or	Number
		Min.	Тур.	Max.		<b>Test Condition</b>	
Soft Start1,2 Latch-OFF Thresholds	V <sub>Soft_Start1</sub> ,	1.65	1.75	1.85	V	-	P_6.4.60
Soft Start1,2 Reset Thresholds	V <sub>Soft_Start1</sub> , 2_RESET	0.1	0.2	0.3	V	-	P_6.4.61
Soft Start1,2 Voltage during regulation	V <sub>Soft_Start_r</sub>	1.9	2	2.1	V	<sup>1)</sup> No Faults	P_6.9.3
Oscillator							
Switching Frequency	$f_{\sf SW}$	285	300	315	kHz	$T_{\rm j}$ = 25°C; $R_{\rm FREQ}$ = 37.4 k $\Omega$ ; ENSPREAD = LOW	P_6.4.23
SYNC Frequency	$f_{SYNC}$	200	-	700	kHz	_	P_6.4.24
SYNC Turn On Threshold	V <sub>SYNC,ON</sub>	2	-	-	V	-	P_6.4.25
SYNC Turn Off Threshold	V <sub>SYNC,OFF</sub>	_	-	0.8	V	-	P_6.4.26
SYNC High Input Current	I <sub>SYNC,H</sub>	15	30	45	μΑ	$V_{\text{SYNC}} = 2.0 \text{ V};$	P_6.4.62
SYNC Low Input Current	I <sub>SYNC,L</sub>	6	12	18	μΑ	$V_{\text{SYNC}} = 0.8 \text{ V};$	P_6.4.63
Gate Driver for external Switc	h	1				1	
Gate Driver undervoltage threshold VBST1,2- VSWN1,2_UVth	$V_{ m BST1,2}^ V_{ m SWN1,2\_UVt}$	3.4	-	4	V	V <sub>BST1,2</sub> - V <sub>SWN1,2</sub> decreasing;	P_6.4.64
HSGD1,2 NMOS driver on-state resistance (Gate Pull Up)	R <sub>DS(ON_PU)</sub>	1.4	2.3	3.7	Ω	$V_{\text{BST1,2}} - V_{\text{SWN1,2}} = 5 \text{ V};$ $I_{\text{source}} = 100 \text{ mA};$	P_6.4.28
HSGD1,2 NMOS driver on-state resistance (Gate Pull Down)	R <sub>DS(ON_PD)</sub>	0.6	1.2	2.2	Ω	$V_{\text{BST1,2}} - V_{\text{SWN1,2}} = 5 \text{ V};$ $I_{\text{sink}} = 100 \text{ mA};$	P_6.4.29
LSGD1,2 NMOS driver on-state resistance (Gate Pull Up)	R <sub>DS(ON_PU)</sub>	1.4	2.3	3.7	Ω	$V_{\text{IVCC\_EXT}} = 5 \text{ V};$ $I_{\text{source}} = 100 \text{ mA};$	P_6.4.30
LSGD1,2 NMOS driver on-state resistance (Gate Pull Down)	R <sub>DS(ON_PD)L</sub>	0.4	1.2	1.8	Ω	$V_{\text{IVCC\_EXT}} = 5 \text{ V};$ $I_{\text{sink}} = 100 \text{ mA};$	P_6.4.31
HSGD1,2 Gate Driver peak sourcing current	I <sub>HSGD1,2_SR</sub>	380	-	-	mA	$V_{HSGD1,2} - V_{SWN1,2} = 1 V$ to 4 V; $V_{BST1,2} - V_{SWN1,2} = 5 V$	P_6.4.32
HSGD1,2 Gate Driver peak sinking current	I <sub>HSGD1,2_SN</sub> к	410	-	-	mA	1) $V_{HSGD1,2} - V_{SWN1,2} = 4 V$ to 1 V; $V_{BST1,2} - V_{SWN1,2} = 5 V$	P_6.4.33

### **Dual SYNC Buck Controller with SPI Interface**



# **Regulator Description**

#### Table 6 EC Regulator (cont'd)

 $V_{\rm IN}$  = 8 V to 36 V,  $T_{\rm J}$  = -40°C to +150°C, all voltages with respect to AGND (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or	Number
		Min.	Тур.	Max.		<b>Test Condition</b>	
LSGD1,2 Gate Driver peak sourcing current	I <sub>LSGD1,2_SRC</sub>	370	-	-	mA	$V_{LSGD1,2} = 1 V \text{ to } 4 V;$ $V_{IVCC\_EXT} = 5 V;$	P_6.4.34
LSGD1,2 Gate Driver peak sinking current	I <sub>LSGD1,2_SN</sub>	550	-	-	mA	1) V <sub>LSGD1,2</sub> = 4 V to 1 V; V <sub>IVCC_EXT</sub> = 5 V;	P_6.4.35
LSGD1,2 OFF to HSGD ON delay	t <sub>LSOFF-</sub>	15	30	40	ns	1)	P_6.4.36
HSGD1,2 OFF to LSGD ON delay	t <sub>HSOFF</sub> -	35	65	95	ns	1)	P_6.4.37

<sup>1)</sup> Not subject to production test, specified by design



### **Digital Dimming Function**

### 7 Digital Dimming Function

PWM dimming is adopted to vary LEDs brightness with greatly reduced chromaticity shift. PWM dimming achieves brightness reduction by varying the duty cycle of a constant current in the LED string.

### 7.1 Description

A PWM signal can be transmitted to the TLD5501-2QV in two manners, as described below.

An HIGH PWM value, communicated in either of the two ways, always overrides a possible LOW from the other with a resulting enable of the gate drivers.

#### **PWM via direct interface**

The PWMI1,2 pin can be fed with a pulse width modulated (PWM) signals, this enables when HIGH and disables when LOW the gate drivers of the main switches.

#### **PWM via SPI**

A pulse width modulated (PWM) signal can be sent via SPI interface by changing the value of the LOOPCTRL\_CH1,2.PWM\_1,2 bit.

LOOPCTRL\_CH1,2.PWM\_1,2=HIGH/LOW respectively enables/disables the gate drivers of the main switches.





Figure 12 Digital Dimming Overview

To avoid unwanted output overshoots due to not soft start assisted startups, PWM dimming in LOW state should not be used to suspend the output current for long time intervals. To stop a single channel in a safe manner see **Chapter 6.2**; to stop both channels even DVCCTRL.IDLE=HIGH or EN/INUVLO=LOW can be used.



### **Digital Dimming Function**



Timing Diagram LED Dimming and Start up behavior example (  $V_{
m VDD}$  and  $V_{
m VIN}$  stable in the Figure 13 functional range and not during startup)

### **Dual SYNC Buck Controller with SPI Interface**



### **Digital Dimming Function**

### 7.2 Electrical Characteristics

# Table 7 EC Digital Dimming

 $V_{IN}$  = 8 V to 36 V,  $T_{J}$  = -40°C to +150°C, all voltages with respect to AGND; (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Тур.	Max.			
PWMI Input:	- <del>!</del>	*	<del></del>	<del>.</del>	<del></del>	<u> </u>	
PWMI1,2 Turn On Thresholds	V <sub>PWMI1,2,ON</sub>	2	_	-	V	-	P_7.2.6
PWMI1,2 Turn Off Thresholds	V <sub>PWMI1,2,OFF</sub>	-	-	0.8	V	-	P_7.2.7
PWMI1,2 High Input Currents	I <sub>PWMI1,2,H</sub>	15	30	45	μΑ	$V_{\text{PWMI1,2}} = 2.0 \text{ V};$	P_7.2.9
PWMI1,2 Low Input Currents	I <sub>PWMI1,2,L</sub>	6	12	18	μΑ	$V_{\text{PWMI1,2}} = 0.8 \text{ V};$	P_7.2.10



**Analog Dimming** 

### 8 Analog Dimming

The analog dimming feature allows further control of the output current. This approach is used to:

- Reduce the default current in a narrow range to adjust to different binning classes of the used LEDs.
- Adjust the load current to enable the usage of one hardware for several LED types where different current levels are required.
- Reduce the current at high temperatures (protect LEDs from overtemperature).
- Reduce the current at low input voltages (for example, cranking-pulse breakdown of the supply or power derating).

### 8.1 Description

The analog dimming feature is adjusting the average load current level via the control of the feedback error Amplifier voltage ( $V_{FBH1.2-FBL1.2}$ ).

The LEDCURRCAL\_CH1, 2.DAC\_OFF\_CH1, 2 bit-field is used to switch the error amplifier reference from the internal DAC circuitry to the SET1,2 pin during the active state (refer to **Figure 7**). This provides customers higher dimming resolution via the  $\mu$ C and the SET1,2 pin (refer to picture 1 displayed in **Figure 17**).

When LEDCURRCAL\_CH1, 2.DAC\_OFF\_CH1, 2 = LOW, the current adjustment is done via a 8BIT SPI parameter (LEDCURRADIM CH1, 2.ADIMVAL CH1, 2). Refer to Figure 14.

If LEDCURRADIM\_CH1, 2.ADIMVAL\_CH1, 2 is set to 00000000<sub>B</sub> the channel stops the switching activity and will restart with a soft start routine as soon as a different value is programmed.




Figure 14 Analog Dimming Overview

### Analog dimming adjustment during Limp Home state:

To enter in Limp Home state the LHI pin must be HIGH.

Note: If the PWMI1,2 and the EN/INUVLO are not set to HIGH, it is not possible to enable switching during Limp Home state.

In Limp Home state the analog dimming control is done via the SET1,2 pins. A Resistor divider between IVCC/IVCC\_EXT, SET1,2 and GND is used to fix a default load current/voltage value (refer to **Figure 15** below).



### **Analog Dimming**




Figure 15 **Limp Home state schematic overview** 

### Using the SET1,2 pins to adjust the output currents:

For the calculation of the output current I<sub>OUT</sub> the following **Equation (8.1)** is used:

$$I_{OUT 1,2} = \frac{V_{FBH 1,2} - V_{FBL 1,2}}{R_{FB1,2}}$$
(8.1)

A decrease of the average output current can be achieved by controlling the voltage at the SET1,2 pin (V<sub>SET1.2</sub>) between 0.2 V and 1.4 V. The mathematical relation is given in the Equation (8.2) below:

$$I_{OUT 1,2} = \frac{V_{SET 1,2} - 200 \, mV}{R_{FB1 2} \cdot 8} \tag{8.2}$$

If V<sub>SET1.2</sub> is 200 mV (typ.) the LED current is only determined by the internal offset voltages of the comparators. To assure the switching activity is stopped and  $I_{\text{OUT}} = 0$ ,  $V_{\text{SET}1,2}$  has to be < 100 mV, see **Figure 16**. The channel is then ready to restart with the soft start routine when VSET1,2 is pulled above 200 mV.



### **Analog Dimming**




Figure 16 Analog Dimming Overview




Figure 17 Different use cases for analog dimming pin SET1,2



### **Analog Dimming**

### 8.2 LED current calibration procedure

The LED current calibration procedure improves the accuracy during analog dimming. In order to be most effective, this routine has to be performed in the application, when the TLD5501-2QV temperature and the output voltage are the ones in which the driver has to be accurate. The output current must be 0 during the procedure run. The optimum should be to re-calibrate the output periodically every time the application has PWMI1,2=LOW for a sufficent long time .

Current calibration procedure:

- Power the Load with a low analog dimming value (for example 10%)
- Set PWMI1,2 = LOW and disconnect the Load at the same time (to avoid Vout drifts from operating conditions and bring the output current to 0)
- Quickly (to avoid Vout drifts) μC enables the calibration routine: LOOPCTRL\_CH1, 2.ENCAL\_CH1, 2 = HIGH
- Quickly (to avoid Vout drifts) μC starts the calibration: LEDCURRCAL\_CH1, 2. SOCAL\_CH1, 2 = HIGH
- Waiting time (needed to internally perform the calibration routine) → aprox. 200 μs
- TLD5501-2QV will set the FLAG: LEDCURRCAL\_CH1, 2.EOCAL\_CH1, 2 = HIGH, when calibration routine
  has finished
- · Reconnect the load
- The Output current is automatically adjusted to a low offset and more accurate analog dimming value Once the Calibration routine is correctly performed, the output current accuracy with analog dimming = 10% (LEDCURRADIM CH1, 2.ADIMVAL CH1, 2 = 24) is 10%.

The Calibration routine is not affecting the accuracy at 100% analog dimming.

The ENCAL\_CH1,2 Bits affect both device operation and CALIBVAL\_CH1,2 reading result:

- ENCAL\_CH1,2 = HIGH: the calibration result coming from the routine is used by internal circuitry and can be read back from CALIBVAL\_CH1,2
- ENCAL\_CH1,2 = LOW: SPI value written in CALIBVAL\_CH1,2 is used by internal circuitry and can be read back; calibration routine start is inhibited

As a result,  $\mu$ C can use a stored result from a previously performed calibration to directly impose the desired value without waiting for a new routine to finish.

### 8.3 Electrical Characteristics

#### Table 8 EC Analog Dimming

 $V_{IN}$  = 8 V to 36 V,  $T_{I}$  = -40°C to +150°C, all voltages with respect to AGND; (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or	Number
		Min.	Тур.	Max.		Test Condition	
Source currents on SET1,2 Pin	I <sub>SET1,2_source</sub>	-	-	1	μΑ	<sup>1)</sup> V <sub>SET1,2</sub> = 0.2 V to 1.4 V;	P_8.3.5

<sup>1)</sup> Specified by design: not subject to production test.



**Linear Regulator** 

### 9 Linear Regulator

The TLD5501-2QV features an integrated voltage regulator for the supply of the internal gate driver stages. Furthermore an external voltage regulator can be connected to the IVCC\_EXT pin to achieve an alternative gate driver supply if required.

### 9.1 IVCC Description

When the IVCC pin is connected to the IVCC\_EXT pin, the internal linear voltage regulator supplies the internal gate drivers with a typical voltage of 5 V and current up to  $I_{LIM}$  (P\_9.2.2). An external output capacitor with low ESR is required on pin IVCC for stability and buffering transient load currents. During normal operation the external MOSFET switches will draw transient currents from the linear regulator and its output capacitor (**Figure 18**, drawing A). Proper sizing of the output capacitor must be considered to supply sufficient peak current to the gate of the external MOSFET switches. A minimum capacitance value is given in parameter  $C_{IVCC}$  (P\_9.2.4).

### Alternative IVCC\_EXT Supply Concept:

The IVCC\_EXT pin can be used for an external voltage supply to alternatively supply the MOSFET Gate drivers. This concept is beneficial in the high input voltage range to avoid power losses in the IC (**Figure 18**, drawing B).

### Integrated undervoltage protection for the external switching MOSFET:

An integrated undervoltage reset threshold circuit monitors the linear regulator output voltage. This undervoltage reset threshold circuit will turn OFF the gate drivers in case the IVCC or IVCC\_EXT voltage falls below their undervoltage Reset switch OFF Thresholds  $V_{\rm IVCC\ RTH,d}$  (P\_9.2.9) and  $V_{\rm IVCC\ EXT\ RTH,d}$  (P\_9.2.5).

In Limp Home state the Undervoltage Reset switch OFF threshold for the IVCC has no impact on the switching activity.

The Undervoltage Reset threshold for the IVCC and the IVCC\_EXT pins help to protect the external switches from excessive power dissipation by ensuring the gate drive voltage is sufficient to enhance the gate of the external logic level N-channel MOSFETs.




Figure 18 Voltage Regulator Configurations

### **Dual SYNC Buck Controller with SPI Interface**



**Linear Regulator** 

#### **Electrical Characteristics** 9.2

#### Table 9 **EC Line Regulator**

 $V_{IN}$  = 8 V to 36 V,  $T_{IJ}$  = -40°C to +150°C, all voltages with respect to AGND; (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or	Number
		Min.	Тур.	Max.		<b>Test Condition</b>	
IVCC	!	*					*
Output Voltage	V <sub>IVCC</sub>	4.8	5	5.2	V	$V_{IN}$ = 13.5 V; 0.1 mA $\leq I_{IVCC} \leq$ 50 mA;	P_9.2.1
Output Current Limitation	I <sub>LIM</sub>	70	90	110	mA	1) V <sub>IVCC</sub> = 4 V;	P_9.2.2
Drop out Voltage ( $V_{IN}$ - $V_{IVCC}$ )	$V_{DR}$	-	200	350	mV	$V_{IN} = 5 \text{ V};$ $I_{IVCC} = 10 \text{ mA};$	P_9.2.3
IVCC Buffer Capacitor	C <sub>IVCC</sub>	10	_	_	μF	1) 2)	P_9.2.4
IVCC_EXT Undervoltage Reset switch OFF Threshold	V <sub>IVCC_EXT_R</sub> TH,d	3.7	3.9	4.1	V	$V_{\text{IVCC\_EXT}}$ decreasing;	P_9.2.5
IVCC Undervoltage Reset switch OFF Threshold	$V_{\text{IVCC\_RTH,d}}$	3.7	3.9	4.1	V	3) V <sub>IVCC</sub> decreasing;	P_9.2.9
IVCC and IVCC_EXT Undervoltage Hysterisis	V <sub>IVCCX_HYST</sub>	0.335	0.365	0.395	V	V <sub>IVCC</sub> increasing; V <sub>IVCC_EXT</sub> increasing;	P_9.2.6

<sup>1)</sup> Not subject to production test, specified by design

<sup>2)</sup> Minimum value given is needed for regulator stability; application might need higher capacitance than the minimum. Use capacitors with LOW ESR.

<sup>3)</sup> Selection of external switching MOSFET is crucial.  $V_{IVCC\_EXT\_RTH,d}$  and  $V_{IVCC\_RTH,d}$  min. as worst case  $V_{GS}$  must be considered.



**Protection and Diagnostic Functions** 

# 10 Protection and Diagnostic Functions

### 10.1 Description

The TLD5501-2QV has integrated circuits to diagnose and protect against overcurrent, overvoltage, open load, short circuits of the load and overtemperature faults. Furthermore, the device provides a 2 Bit information of  $I_{\text{LED}1,2}$  by the SPI to the  $\mu$ C.

In IDLE state, only the Over temperature Shut Down, Over Temperature Warning, IVCC or IVCC\_EXT Undervoltage Monitor,  $V_{\rm DD}$  or  $V_{\rm EN/INUVLO}$  Undervoltage Monitor are reported according to specifications.

In Figure 19 a summary of the protection, diagnostic and monitor functions is displayed.




Figure 19 Protection, Diagnostic and Monitoring Overview

Note: A device Overtemperature event overrules all other fault events!



### **Protection and Diagnostic Functions**

### 10.2 Output Overvoltage, Overcurrent, Open Load, Short circuit protection

The VFB pin measures the voltage on the application output and in accordance with the populated resistor divider, short to ground, open load and output overvoltage thresholds are set. Refer to **Figure 21** and **Figure 20** for more details.




Figure 20 Definition of Protection Ranges




Figure 21 VFB Protection Pin - Overview

### 10.2.1 Short Circuit protection

The device detects a short circuit at the output if this condition is verified:

• The pin VFB1,2 falls below the threshold voltage  $V_{\rm VFB1,2\_S2G}$  for at least 8 clock cycles

During the rising edge of the Soft Start the short circuit detection via VFB1,2 is ignored until  $V_{\text{SOFT\_START1,2\_LOFF}}$  (see **Figure 8**).

After a short circuit detection, the SPI flag (SHRTLED\_CH1, 2) in the FAULTS\_CH1, 2 register is set to HIGH and the gate drivers stop delivering output current. The Device will auto restart with the soft start routine described in **Chapter 6.2**.

#### **Dual SYNC Buck Controller with SPI Interface**



## **Protection and Diagnostic Functions**

Voltage dividers between  $V_{\text{OUT1,2}}$ , VFB1,2 pins and AGND are used to adjust the application short circuit thresholds  $V_{\text{short led1,2}}$  following **Equation (10.1)**.

$$V_{short\_led\,1,2} = V_{VFB\,1,2\_S\,2G} \cdot \frac{R_{VFBH\,1,2} + R_{VFBL\,1,2}}{R_{VFBL\,1,2}}$$
(10.1)

The short circuit threshold voltage  $V_{\text{VFB1,2\_S2G}}$  (P\_10.8.17) is set by 4-Bits in the SPI register MFSSETUP1\_CH1, 2.LEDCHAIN\_CH1, 2 as shown in **Table 10**.

The adjustable short circuit threshold  $V_{VFB1,2}$  s<sub>2G</sub> enables applications with a large  $V_{OUT}$  operation range.

The MFSSETUP\_CH1,2.LEDCHAIN\_CH1,2 register allows configuration of the short circuit threshold in 16 Steps.

The step size depends on the sizing of the  $R_{VFBH1.2}$  and  $R_{VFBL1.2}$  resistors.

In order to have proper short circuit detection MFSSETUP\_CH1,2.LEDCHAIN\_CH1,2 should be calculated as shown in **Equation (10.2)**.

$$LEDCHAIN = \frac{V_{short\_led} \cdot K_{VFB1,2}}{45mV}$$
(10.2)

Where  $K_{VFB} = R_{VFBL1,2} / (R_{VFBH1,2} + R_{VFBL1,2})$  and  $V_{short\ led}$  is the desired short circuit threshold value at  $V_{OUT1,2}$ .

The **Table 10** below displays the relationship between the bitcode and the short circuit threshold voltage  $V_{\text{VFB1,2\_S2G}}$  based on an example (resistor divider  $R_{\text{VFBH}} = 56 \text{ k}\Omega$ ,  $R_{\text{VFBL1,2}} = 1.5 \text{ k}\Omega$ ).

The application overvoltage protection is instead not dependent by LEDCHAIN\_CH1,2 and, based on the **Equation (10.3)** for this particular resistor divider is fixed to 56 V.

Table 10 Adjustable Short Circuit threshold overview

LEDCHAIN_CH1, 2	V <sub>OUT_OVLO</sub>	$k = R_{VFBL} / (R_{VFBH} + R_{VFBL})$	V <sub>open_load</sub>	$V_{\text{short\_led}}$ (V) $(V_{\text{FB1,2\_S2G}} / \text{k})$	$V_{VFB1,2\_S2G}(V)$
1	56.0	0.026	51.4	1.7	0.045
2 (default)	56.0	0.026	51.4	3.5	0.091
3	56.0	0.026	51.4	5.2	0.136
4	56.0	0.026	51.4	7.0	0.182
5	56.0	0.026	51.4	8.7	0.227
6	56.0	0.026	51.4	10.4	0.272
7	56.0	0.026	51.4	12.2	0.318
8	56.0	0.026	51.4	13.9	0.363
9	56.0	0.026	51.4	15.7	0.409
10	56.0	0.026	51.4	17.4	0.454
11	56.0	0.026	51.4	19.2	0.499
12	56.0	0.026	51.4	20.9	0.545
13	56.0	0.026	51.4	22.6	0.590
14	56.0	0.026	51.4	24.4	0.636
15	56.0	0.026	51.4	26.1	0.681
0	56.0	0.026	51.4	27.9	0.726

### **Dual SYNC Buck Controller with SPI Interface**



## **Protection and Diagnostic Functions**

Note:

If the short circuit condition disappears, the device will re-start with the soft start routine as described in Chapter 6.2.

#### 10.2.2 **Overvoltage Protection**

Voltage dividers between  $V_{\rm OUT1.2}$ , VFB1,2 pins and AGND are used to adjust the overvoltage protection thresholds (refer to Figure 21).

To fix the overvoltage protection thresholds the following **Equation (10.3)** is used:

$$V_{OUT1,2\_OV\_protected} = V_{VFB1,2\_OVTH} \cdot \frac{R_{VFBI1,2} + R_{VFBI1,2}}{R_{VFBI1,2}}$$

$$\tag{10.3}$$

If  $V_{\text{VFB1,2}}$  gets higher than its overvoltage thresholds  $V_{\text{VFB1,2}\_\text{OVTH}}$ , the SPI flags (OUTOV\_CH1,2) in the FAULTS\_CH1, 2 registers are set to HIGH and the gate drivers stop switching for output regulation (High Impedance, both MOS are OFF). When  $V_{\text{VFB1,2\_OVTH}}$ -  $V_{\text{VFB1,2\_OVTH,HYS}}$  threshold is reached the device will auto restart.

If the FAULTS CH1, 2.OUTOVLAT CH1, 2 bits are set to HIGH the overvoltage protection is changed into latched behavior and the  $\mu C$  has to set the DVCCTRL.CLRLAT bit to reset the OUTOV flag and restart the switching activities.

#### 10.2.3 **Overcurrent on Load Protection**

If the output current  $I_{\text{OUT}}$  ( or the voltage  $V_{\text{OUT}}$  for voltage regulators) exceeds the nominal value, driving  $V_{\text{(FBH1,2-1)}}$  $_{\rm FBL1,2)}$  >  $V_{\rm FBHL\_OCTH,rise}$ , the SPI flag OUTOC\_CH1,2 in the FAULTS\_CH1,2 register is set to HIGH and the output stage is set to High Impedance (both MOS are OFF), reducing the risk of load damage.  $I_{OUT}$  and  $V_{OUT}$  are shown in Figure 21

The device recovers automatically from the overcurrent protection when  $V_{(FBH1,2-FBL1,2)} < V_{FBHL\_OCTH,fall}$ .

#### 10.2.4 **Open Load Detection**

To reliably detect an open load event, two conditions need to be observed for at least 8 clock cycles:

- 1) Voltage threshold:  $V_{VFB1.2} > V_{VFB1.2 OL.rise}$
- 2) Output current information:  $V_{(FBH1,2-FBL1,2)} < V_{FBH1,2\_FBL1,2\_OL}$

During the rising edge of the Soft Start the open load detection is ignored until  $V_{\text{SOFT START1,2 LOFF}}$ .

After an open load detection, the SPI flag (OL\_CH1, 2) in the FAULTS\_CH1, 2 register is set to HIGH without affecting the gate drivers activity.

An Open Load error causes an increase of the output voltage as well. An Overvoltage condition could be reported in combination with an Open Load error.

#### **Output current Monitoring** 10.3

The output current can be monitored through an analog output pin and an SPI routine.

The IOUTMON1,2 pin provides a linear indication of the current flowing through the LEDs. The following **Equation (10.4)** is applicable:

$$V_{IOUTMON 1,2} = 200 \, mV + I_{OUT 1,2} \cdot R_{FB1,2} \cdot 8 \tag{10.4}$$

Purpose of the SPI current monitor routine is to verify if the system is in loop.

- The output of the Led Current Sense is compared to the output of the Analog Dimming DAC
- The comparator works like a 2 bit window ADC around 8 bit DAC output

### **Dual SYNC Buck Controller with SPI Interface**



# **Protection and Diagnostic Functions**

To execute the current monitor routine the CURRMON\_CH1,2.SOMON\_CH1,2 bit has to be set HIGH and the result is ready when CURRMON\_CH1,2.EOMON\_CH1,2 is read HIGH.

The result of the monitor routine for the output current is reported on the CURRMON\_CH1,2.LEDCURR\_CH1,2 bits.




Figure 22 Output Current Monitoring General Overview



# **Protection and Diagnostic Functions**

# 10.4 Device Temperature Monitoring

A temperature sensor is integrated on the chip. The temperature monitoring circuit compares the measured temperature to the warning and shutdown thresholds. If the internal temperature sensor reaches the warning temperature, the temperature warning bit TW is set to HIGH. This bit is not latched (i.e. if the temperature falls below the warning threshold (with hysteresis), the TW bit is reset to LOW again).

If the internal temperature sensor reaches the shut-down temperature, the Gate Drivers plus the IVCC regulator are shut down as described in **Figure 23** and the temperature shut-down bit: TSD is set to HIGH. The TSD bit is latched while the Gate Drivers plus the IVCC regulator have an auto restart behavior.

Note: The Device will start up with a soft start routine after a TSD condition disappear.




Figure 23 Device Overtemperature Protection Behavior



# **Protection and Diagnostic Functions**

#### **Electrical Characteristics** 10.5

#### **EC Protection and Diagnosis** Table 11

 $V_{\rm IN}$  = 8 V to 36 V,  $T_{\rm J}$  = -40°C to +150°C, all voltages with respect to AGND; (unless otherwise specified)

Parameter	Symbol		Values	i	Unit	<b>Note or Test Condition</b>	Number	
		Min.	Тур.	Max.				
Short Circuit Protection	1						+	
Short to GND thresholds by VFB1,2 voltage (default)	V <sub>VFB1,2_S2G</sub>	0.081	0.091	0.101	V	<pre>V<sub>VFB1,2</sub> decreasing; MFSSETUP1_CH1,2. LEDCHAIN_CH1,2 = 0010<sub>B</sub>;</pre>	P_10.8.17	
Temperature Protectio	n:			·				
Thermal Warning junction temperature	$T_{j,W}$	125	140	155	°C	1)	P_10.8.2	
Temperature warning Hysteresis	$T_{\rm j,W,hyst}$	_	10	-	°C	1)	P_10.8.3	
Over Temperature Shutdown	$T_{\rm j,SD}$	160	175	190	°C	1)	P_10.8.4	
Over Temperature Shutdown Hysteresis	$T_{\rm j,SD,hyst}$	_	10	-	°C	1)	P_10.8.5	
Overvoltage Protection	) <b>:</b>	1		1	-		ı	
VFB1,2 Over Voltage Feedback Threshold	V <sub>VFB1,2_OVT</sub>	1.42	1.46	1.50	V		P_10.8.18	
Output Over Voltage Feedback Hysteresis	V <sub>VFB1,2_OVT</sub> H,HYS	25	40	58	mV	Output Voltage decreasing;	P_10.8.19	
Overcurrent Protection	1			·				
I <sub>OUT</sub> Overcurrent rising Threshold	V <sub>FBHL_OCT</sub>	185	205	225	mV		P_10.8.30	
I <sub>OUT</sub> Overcurrent falling Threshold	$V_{FBHL\_OCT}$	165	185	205	mV		P_10.8.31	
Open Load and Open Fe	edback Di	agnosti	cs		•			
Open Load rising Thresholds	$V_{ m VFB1,2\_OL,}$ rise	1.29	1.34	1.39	V	$V_{\text{FBH1,2-FBL1,2}} = 0 \text{ V};$	P_10.8.20	
Open Load reference Voltages V <sub>FBH1,2-FBL1,2</sub>	V <sub>FBH1,2_FBL</sub>	_	15	24	mV	V <sub>VFB1,2</sub> = 1.4 V;	P_10.8.21	
Open Load falling Thresholds	$V_{ m VFB1,2\_OL,f}$ all	1.23	1.28	1.33	V	$V_{\text{FBH1,2-FBL1,2}} = 0 \text{ V};$	P_10.8.22	

<sup>1)</sup> Specified by design; not subject to production test.

Note:

Integrated protection functions are designed to prevent IC destruction under fault conditions described in the datasheet. Fault conditions are considered as "outside" normal operating range. Protection functions are not designed for continuous repetitive operation.



Infineon FLAT SPECTRUM Feature set

## 11 Infineon FLAT SPECTRUM Feature set

# 11.1 Description

The Infineon FLAT SPECTRUM feature set has the target to minimize external additional filter circuits. The goal is to provide several beneficial concepts to provide easy adjustments for EMC improvements after the layout is already done and the HW designed.

# 11.2 Synchronization Function

The gate driver switching behavior of the TLD5501-2QV are per default 180° phase shifted between the two channels. Synchronization and Spread Spectrum modulation will be done on top of the 180° phase shift between the two channels.

The TLD5501-2QV features a SYNC input pin which can be used by a  $\mu$ C pin to define an oscillator switching frequency. The  $\mu$ C is responsible to synchronize with various devices by applying appropriate SYNC signals to the dedicated DC/DC devices in the system. Refer to **Figure 24** 




Figure 24 Synchronization Overview



#### Infineon FLAT SPECTRUM Feature set

#### 11.3 **Spread Spectrum**

The Spread Spectrum modulation technique significantly improves the lower frequency range of the spectrum (f < 30 MHz).

By using the spread spectrum technique, it is possible to optimize the input filter only for the peak limits, and also pass the average limits (average emission limits are -20dB lower than the peak emission limits). By using spread spectrum, the need for low ESR input capacitors is relaxed because the input capacitor series resistor is important for the low frequency filter characteristic. This can be an economic benefit if there is a strong requirement for average limits.

The TLD5501-2QV features a built in Spread Spectrum function which can be disabled (SWTMOD. ENSPREAD) and adjusted via the SPI interface. Dedicated SPI-Bits are used to adjust the modulation frequency  $f_{\rm FM}$ , (P\_11.6.3) and (P\_11.6.4) (SWTMOD.FMSPREAD) and the deviation frequency  $f_{\rm dev}$ , (P\_11.6.1) and (P\_11.6.2) (SWTMOD. FDEVSPREAD) accordingly to specific application needs. Refer to Figure 25 for more details.

#### The following adjustments can be programmed when SWTMOD. ENSPREAD = HIGH:

SWTMOD. FMSPREAD = LOW: 12 kHz SWTMOD. FMSPREAD = HIGH: 18 kHz SWTMOD.FDEVSPREAD = HIGH:  $\pm 10\%$  of  $f_{SW}$ SWTMOD. FDEVSPREAD = LOW:  $\pm 20\%$  of  $f_{SW}$ 




Figure 25 **Spread Spectrum Overview** 



#### **Infineon FLAT SPECTRUM Feature set**

# 11.4 EMC optimized schematic

**Figure 26** below displays the Application circuit with additional external components for improved EMC behavior.




Figure 26 Application Drawing Including Additional Components for an Improved EMC Behavior - TLD5541-2QV

Note:

The following information is given as a hint for the implementation of the device only and shall not be regarded as a description or warranty of a certain functionality, condition or quality of the device.

# **Dual SYNC Buck Controller with SPI Interface**



#### **Infineon FLAT SPECTRUM Feature set**

#### **Electrical Characteristics** 11.5

# Table 12 EC Spread Spectrum

 $V_{IN}$  = 8 V to 36 V,  $T_{J}$  = -40°C to +150°C, all voltages with respect to AGND; (unless otherwise specified)

Parameter	Symbol		Value	s	Unit	Note or	Number	
		Min.	Тур.	Max.		<b>Test Condition</b>		
Spread Spectrum Paramet	ters		•	•				
Frequency Deviation	$f_{\sf dev}$	_	±10	_	%	1)	P_11.6.1	
						SWTMOD.FDEV		
						SPREAD = HIGH;		
Frequency Deviation	$f_{dev}$	_	±20	_	%	1)	P_11.6.2	
						SWTMOD.FDEV		
						SPREAD = LOW;		
Frequency Modulation	$f_{\sf FM}$	_	12	_	kHz	1)	P_11.6.3	
						SWTMOD.FMSP		
						READ = LOW;		
Frequency Modulation	$f_{\sf FM}$	_	18	_	kHz	1)	P_11.6.4	
						SWTMOD.FMSP		
						READ = HIGH;		

<sup>1)</sup> Specified by design; not subject to production test.



**Serial Peripheral Interface (SPI)** 

# 12 Serial Peripheral Interface (SPI)

The serial peripheral interface (SPI) is a full duplex synchronous serial slave interface, which uses four lines: SO, SI, SCLK and CSN. Data is transferred by the lines SI and SO at the rate given by SCLK. The falling edge of CSN indicates the beginning of an access. Data is sampled in on line SI at the falling edge of SCLK and shifted out on line SO at the rising edge of SCLK. Each access must be terminated by a rising edge of CSN. A modulo 8/16 counter ensures that data is taken only when a multiple of 8 bit has been transferred after the first 16 bits. Otherwise, a TER (i.e. Transmission Error) bit is asserted. In this way the interface provides daisy chain capability with 16 bit as well as with 8 bit SPI devices.




Figure 27 Serial Peripheral Interface

## 12.1 SPI Signal Description

#### **CSN - Chip Select**

The system microcontroller selects the TLD5501-2QV by means of the CSN pin. Whenever the pin is in LOW state, data transfer can take place. When CSN is in HIGH state, any signals at the SCLK and SI pins are ignored and SO is forced into a high impedance state.

#### **CSN HIGH to LOW Transition**

- The requested information is transferred into the shift register.
- SO changes from high impedance state to HIGH or LOW state depending on the signal level at pin SI.
- If the device is in SLEEP mode, the SO pin remains in high impedance state and no SPI transmission will occur.
- TER Flag will set the Bit number 10 in the STD diagnosis Frame. This Bit is set to HIGH after an undervoltage
  contition, reset via SPI command, on Limp Home state entering or after an incorrect SPI transmission. TER
  Flag can be read also directly on the SO line between the falling edge of the CSN and the first rising edge of
  the SCLK according to the Figure 28.



### **Serial Peripheral Interface (SPI)**




Figure 28 Combinatorial Logic for TER bit

#### **CSN LOW to HIGH Transition**

- Command decoding is only done, when after the falling edge of CSN exactly a multiple (0,1,2,3,...) of eight SCLK signals have been detected after the first 16 SCLK pulses. In case of faulty transmission, the transmission error bit (TER) is set and the command is ignored.
- Data from shift register is transferred into the addressed register.

#### **SCLK - Serial Clock**

This input pin clocks the internal shift register. The serial input (SI) transfers data into the shift register on the falling edge of SCLK while the serial output (SO) shifts diagnostic information out on the rising edge of the serial clock. It is essential that the SCLK pin is in LOW state whenever chip select CSN makes any transition, otherwise the command may be not accepted.

#### SI - Serial Input

Serial input data bits are shift-in at this pin, the most significant bit first. SI information is read on the falling edge of SCLK. The input data consists of two parts, control bits followed by data bits. Please refer to **Chapter 12.5** for further information.

### **SO Serial Output**

Data is shifted out serially at this pin, the most significant bit first. SO is in high impedance state until the CSN pin goes to LOW state. New data will appear at the SO pin following the rising edge of SCLK.


Please refer to **Chapter 12.5** for further information.

### 12.2 Daisy Chain Capability

The SPI of the TLD5501-2QV provides daisy chain capability. In this configuration several devices are activated by the same CSN signal MCSN. The SI line of one device is connected with the SO line of another device (see Figure 29), in order to build a chain. The end of the chain is connected to the output and input of the master device, MO and MI respectively. The master device provides the master clock MCLK which is connected to the SCLK line of each device in the chain.




### **Serial Peripheral Interface (SPI)**



**Daisy Chain Configuration** Figure 29

In the SPI block of each device, there is one shift register where each bit from the SI line is shifted in with each SCLK. The bit shifted out occurs at the SO pin. After sixteen SCLK cycles, the data transfer for one device is finished. In single chip configuration, the CSN line must turn HIGH to make the device acknowledge the transferred data. In daisy chain configuration, the data shifted out at device 1 has been shifted in to device 2. When using three devices in daisy chain, several multiples of 8 bits have to be shifted through the devices (depending on how many devices with 8 bit SPI and how many with 16 bit SPI). After that, the MCSN line must turn HIGH (see Figure 30).




**Data Transfer in Daisy Chain Configuration** Figure 30



**Serial Peripheral Interface (SPI)** 

#### **Timing Diagrams** 12.3



**Timing Diagram SPI Access** Figure 31

### **Dual SYNC Buck Controller with SPI Interface**



**Serial Peripheral Interface (SPI)** 

# 12.4 Electrical Characteristics

 $V_{\rm IN}$  = 8 V to 36 V,  $T_{\rm J}$  = -40°C to +150°C,  $V_{\rm DD}$ = 3 V to 5.5 V, all voltages with respect to ground; (unless otherwise specified)

 Table 13
 EC Serial Peripheral Interface (SPI)

Parameter	Symbol		Value	s	Unit	Note or	Number	
		Min.	Тур.	Max.		<b>Test Condition</b>		
Input Characteristics (CSN, SCLK	, SI) - LOV	V level o	f pin	<b></b>		-	!	
CSN	$V_{CSN(L)}$	0	-	0.8	V	_	P_12.4.1	
SCLK	V <sub>SCLK(L)</sub>	0	_	0.8	V	_	P_12.4.2	
SI	$V_{\rm SI(L)}$	0	_	0.8	V	_	P_12.4.3	
Input Characteristics (CSN, SCLK	, SI) - HIG	H level o	of pin		·			
CSN	V <sub>CSN(H)</sub>	2	_	$V_{DD}$	V	_	P_12.4.4	
SCLK	V <sub>SCLK(H)</sub>	2	_	$V_{DD}$	V	_	P_12.4.5	
SI	V <sub>SI(H)</sub>	2	_	$V_{DD}$	V	_	P_12.4.6	
L-input pull-up current at CSN pin	-I <sub>CSN(L)</sub>	31	63	94	μΑ	$V_{DD} = 5 \text{ V};$ $V_{CSN} = 0.8 \text{ V};$	P_12.4.7	
H-input pull-up current at CSN pin	-I <sub>CSN(H)</sub>	22	45	67	μΑ	$V_{DD} = 5 \text{ V};$ $V_{CSN} = 2 \text{ V};$	P_12.4.8	
L-Input Pull-Down Current at Pin	1							
SCLK	I <sub>SCLK(L)</sub>	6	12	18	μΑ	$V_{\rm SCLK} = 0.8 \text{ V};$	P_12.4.9	
SI	I <sub>SI(L)</sub>	6	12	18	μΑ	$V_{\rm SI} = 0.8  \rm V;$	P_12.4.10	
H-Input Pull-Down Current at Pir	1		·	·				
SCLK	I <sub>SCLK(H)</sub>	15	30	45	μΑ	V <sub>SCLK</sub> = 2 V;	P_12.4.11	
SI	I <sub>SI(H)</sub>	15	30	45	μΑ	V <sub>SI</sub> = 2 V;	P_12.4.12	
Output Characteristics (SO)			1	11			1	
L level output voltage	$V_{SO(L)}$	0	_	0.4	V	$I_{SO} = -2 \text{ mA};$	P_12.4.13	
H level output voltage	V <sub>SO(H)</sub>	V <sub>DD</sub> - 0.4 V	-	$V_{DD}$	V	$I_{SO} = 2 \text{ mA};$ $V_{DD} = 5 \text{ V};$	P_12.4.14	
Output tristate leakage current	I <sub>SO(OFF)</sub>	-1	-	1	μΑ	$V_{\text{CSN}} = V_{\text{DD}};$ $V_{\text{SO}} = 0 \text{ V or}$ $V_{\text{SO}} = V_{\text{DD}};$	P_12.4.15	
Timings								
Enable lead time (falling CSN to rising SCLK)	$t_{CSN(lead)}$	200	-	-	ns	1)	P_12.4.17	
Enable lag time (falling SCLK to rising CSN)	t <sub>CSN(lag)</sub>	200	-	-	ns	1)	P_12.4.18	
Transfer delay time (rising CSN to falling CSN)	$t_{CSN(td)}$	250	-	-	ns	1)	P_12.4.19	
Output enable time (falling CSN to SO valid)	t <sub>SO(en)</sub>	-	-	200	ns	1) C <sub>L</sub> = 20 pF at SO pin;	P_12.4.20	

### **Dual SYNC Buck Controller with SPI Interface**



# **Serial Peripheral Interface (SPI)**

Table 13 **EC Serial Peripheral Interface (SPI)** (cont'd)

Parameter	Symbol		Value	s	Unit	Note or	Number	
		Min.	Тур.	Max.		<b>Test Condition</b>		
Output disable time (rising CSN to SO tristate)	$t_{SO(dis)}$	_	-	200	ns	1) C <sub>L</sub> = 20 pF at SO pin;	P_12.4.21	
Serial clock frequency	$f_{\sf SCLK}$	_	_	5	MHz	1)	P_12.4.22	
Serial clock period	$t_{\text{SCLK(P)}}$	200	_	_	ns	1)	P_12.4.24	
Serial clock HIGH time	t <sub>SCLK(H)</sub>	75	_	_	ns	1)	P_12.4.25	
Serial clock LOW time	$t_{SCLK(L)}$	75	_	_	ns	1)	P_12.4.26	
Data setup time (required time SI to falling SCLK)	$t_{\rm SI(su)}$	20	-	-	ns	1)	P_12.4.27	
Data hold time (falling SCLK to SI)	t <sub>SI(h)</sub>	20	_	_	ns	1)	P_12.4.28	
Output data valid time with capacitive load	t <sub>SO(v)</sub>	-	-	100	ns	1) C <sub>L</sub> = 20 pF;	P_12.4.29	

<sup>1)</sup> Not subject to production test, specified by design



**Serial Peripheral Interface (SPI)** 

#### 12.5 SPI Protocol

The relationship between SI and SO content during SPI communication is shown in **Figure 32**. The SI line represents the frame sent from the  $\mu$ C and the SO line is the answer provided by the TLD5501-2QV. The first SO response is the response from the previous command.




Figure 32 Relationship between SI and SO during SPI communication

The SPI protocol will provide the answer to a command frame only with the next transmission triggered by the  $\mu$ C. Although the biggest majority of commands and frames implemented in TLD5501-2QV can be decoded without the knowledge of what happened before, it is advisable to consider what the  $\mu$ C sent in the previous transmission to decode TLD5501-2QV response frame completely.

More in detail, the sequence of commands to "read" and "write" the content of a register will look as follows:




Figure 33 Register content sent back to μC

There are 3 special situations where the frame sent back to the  $\mu C$  doesn't depend on the previously received frame:

- in case an error in transmission happened during the previous frame (for instance, the clock pulses were not multiple of 8 with a minimum of 16 bits), shown in **Figure 34**
- when TLD5501-2QV logic supply comes out of an Undervoltage reset condition ( $V_{\rm DD} < V_{\rm DD(UV)}$  as shown in Figure 35 or EN/INUVLO  $< V_{\rm EN/INUVLOth}$ )
- in case of a read or write command for a "not used" or "reserved" register (in this case TLD5501-2QV answers with Standard Diagnosis at the next SPI transmission)



**Serial Peripheral Interface (SPI)** 




Figure 34 TLD5501-2QV response after an error in transmission




Figure 35 TLD5501-2QV response after coming out of Power-On reset at V<sub>DD</sub>



**Serial Peripheral Interface (SPI)** 

# 12.6 SPI Registers Overview

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Frame	W/R	RB	ADDR						Data							
	Write	e Reg	gister in ba	ank (	)											
SI	1	0	ADDR						Data							
	Write	e Reg	gister in ba	ank 1	L											
SI	1	1	ADDR						Data	3						
	Read	Reg	ister in ba	nk 0	)											
SI	0	0	ADDR						х	Х	х	x	Х	х	x	0
	Read	Reg	ister in ba	nk 1												
SI	0	1	ADDR						х	Х	х	x	Х	х	х	0
	Read	Sta	ndard Dia	gnos	is											
SI	0	х	х	х	х	х	х	х	Х	Х	х	х	Х	х	Х	1

Reading a register needs two SPI frames. In the first frame the read command is sent. In the second frame the output at SPI signal SO will contain the requested information. The MSB will be HIGH (while in case of standard diagnosis is LOW). A new command can be executed in the second frame.

# 12.6.1 Standard Diagnosis

The Standard Diagnosis reports several diagnostic informations and the status of the device and the utility routines. The bits SWRST, UVLORST, TER, CAPUV\_CH1, CAPUV\_CH2, and IVCCUVLO are latched and automatically cleared after a STD diagnosis reading.

The bit TSD is latched and clearable only via explicit CLRLAT command..

The bits STATE and TW are real time status flags.

The bits EOMON, EOMFS, EOCAL, FAULT\_CH1 and FAULT\_CH2 are mirrors of internal registers.

A CLRLAT command resets the diagnostic Latched Flags and Latched protections for the OUTOV\_CH1,2, TSD bits, restarting the switching activity if this was halted due the previously mentioned faults.

In standard operating condition (active state, no Limp Home), if no special routines have been executed and no faults have been detected, the readout of the STD should be  $1000_{\rm H}$ .

<b>1 5</b>	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	SWRST	UVLO RST	STAT	ГЕ	TER	EO MON	х	EOC AL	CAPU V_CH 2	CAPU V_CH 1	IVCCU VLO	FAULT _CH2	FAULT _CH1	TSD	TW

# **Dual SYNC Buck Controller with SPI Interface**



# Serial Peripheral Interface (SPI)

Field	Bits	Туре	Description
SWRST	14	r	$\begin{array}{c} \textbf{SWRST Monitor} \\ \textbf{0}_{\text{B}} & \text{, no SWRST occured} \\ \textbf{1}_{\text{B}} & \text{, there was at least one SWRST since last readout} \end{array}$
UVLORST	13	r	$egin{align*} \emph{V}_{ extsf{DD}} & \text{OR } \emph{V}_{ extsf{EN/INUVLO}} & \text{Undervoltage Monitor} \\ \emph{O}_{ extsf{B}} & \text{, there was no } \emph{V}_{ extsf{DD}} & \text{OR } \emph{V}_{ extsf{EN/INUVLO}} & \text{undervoltage Since last readout} \\ \emph{1}_{ extsf{B}} & \text{, there was at least one } \emph{V}_{ extsf{DD}} & \text{undervoltage OR } \emph{V}_{ extsf{EN/INUVLO}} & \text{undervoltage condition since last readout} \\ \end{aligned}$
STATE	12:11	r	Operative State Monitor  00 <sub>B</sub> , (reserved)  01 <sub>B</sub> , Limp Home Mode  10 <sub>B</sub> , Active Mode  11 <sub>B</sub> , Idle Mode
TER	10	r	Transmission Error  0 <sub>B</sub> , Previous transmission was successful
EOMON	9	r	Mirror of EOMON_CH1,2 This bit is the mirror of EOMON_CH1 or EOMON_CH2 bits, according to the last SOMON_CH1,2 command received.
EOCAL	7	r	Mirror of EOCAL_CH1,2 This bit is the mirror of EOCAL_CH1 or EOCAL_CH2 bits, according to the last SOCAL_CH1,2 command received.
CAPUV_CH2	6	r	Undervoltage at High Side Drivers monitor bit for CH2:  0 <sub>B</sub> , V <sub>BST2</sub> - V <sub>SWN2</sub> voltage difference is above the Gate Driver undervoltage threshold V <sub>BST2</sub> -V <sub>SWN2_UVth</sub> = no undervoltage at Gate Drivers detected  1 <sub>B</sub> , V <sub>BST2</sub> - V <sub>SWN2</sub> voltage is below the Gate Driver undervoltage threshold V <sub>BST2</sub> -V <sub>SWN2_UVth</sub> = undervoltage at Gate Drivers detected
CAPUV_CH1	5	r	Undervoltage at High Side Drivers monitor bit for CH1:  0 <sub>B</sub> , V <sub>BST1</sub> - V <sub>SWN1</sub> voltage difference is above the Gate Driver undervoltage threshold V <sub>BST1</sub> -V <sub>SWN1_UVth</sub> = no undervoltage at Gate Drivers detected  1 <sub>B</sub> , V <sub>BST1</sub> - V <sub>SWN1</sub> voltage is below the Gate Driver undervoltage threshold V <sub>BST1</sub> -V <sub>SWN1_UVth</sub> = undervoltage at Gate Drivers detected
IVCCUVLO	4	r	IVCC or IVCC_EXT Undervoltage Lockout Monitor  0 <sub>B</sub> , IVCC and IVCC_EXT above V <sub>IVCC_RTH,d</sub> or V <sub>IVCC_EXT_RTH,d</sub> threshold since last readout  1 <sub>B</sub> , Undervoltage on IVCC or IVCC_EXT occurred since last readout
FAULT_CH2	3	r	Fault Diagnosis Flag of CH2 This bit is the mirror of SHRTLED_CH2, OL_CH2, OUTOV_CH2 combined in logic OR

# **Dual SYNC Buck Controller with SPI Interface**



# **Serial Peripheral Interface (SPI)**

Field	Bits	Туре	Description
FAULT_CH1	2	r	Fault Diagnosis Flag of CH1 This bit is the mirror of SHRTLED_CH1, OL_CH1, OUTOV_CH1 combined in logic OR
TSD	1	r	Over Temperature Shutdown $0_B$ , $T_j$ below temperature shutdown threshold $1_B$ , Overtemperature condition detected since last readout
TW	0	r	Over Temperature Warning $0_B$ , $T_j$ below temperature warning threshold $1_B$ , $T_j$ exceeds temperature warning threshold

Table 14

### **Dual SYNC Buck Controller with SPI Interface**



**Serial Peripheral Interface (SPI)** 

#### **Register structure** 12.6.2

**Register Bank 0** 

Table 16 describes in detail the available registers with their bit-fields function, size and position Table 14 and Table 15 show register addresses and summarize bit-field position inside each register

Bit	15	1 4	1 3	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	W /R	R B	AD	DR					Data	l		1				1
LEDCURRA DIM_CH1	W/ R	0	0	0	0	0	0	0	ADIM	VAL_CH1						
LEDCURRC AL_CH1	W/ R	0	0	0	0	0	1	1	х	DAC_OF F_CH1	SOCAL _CH1	EOCAL _CH1	CALIBVA	L_CH1		
SWTMOD	W/ R	0	0	0	0	1	0	1	х	х	х	х	х	ENSP READ	FMSP READ	FDEVS PREAD
DVCCTRL	W/ R	0	0	0	0	1	1	0	х	х	х	х	х	CLRLA T	SWRS T	IDLE
MFSSETUP 1_CH1	W/ R	0	0	0	1	0	0	1	х	0	0	0	LEDCHAI	N_CH1		
CURRMON _CH1	W/ R	0	0	0	1	1	0	0	х	Х	х	х	SOMON _CH1	EOMO N_CH 1	LEDCU	RR_CH:
FAULTS_C H1	W/ R	0	0	0	1	1	1	1	OUT OC_ CH1	Х	х	OUTOV LAT_C H1	Х	OUTO V_CH 1	OL_C H1	SHRTL ED_CH
LOOPCTRL _CH1	W/ R	0	0	1	0	0	0	1	PW M_1	х	х	х	х	х	0	ENCAL _CH1
Table 15	Reg	giste	er B	ank	1	•										
Bit	15	1 4	1 3	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	W /R	R B	AD	DR					Data							
LEDCURRA DIM_CH2	W/ R	1	0	0	0	0	0	1	ADIM	VAL_CH2						
LEDCURRC AL_CH2	W/ R	1	0	0	0	0	1	0	х	DAC_O FF_CH2	SOCAL _CH2	EOCAL _CH2	CALIBVA	L_CH2		
MFSSETUP 1_CH2	W/ R	1	0	0	1	0	0	0	х	0	0	0	LEDCHAI	N_CH2		
CURRMON _CH2	W/ R	1	0	0	1	1	0	1	х	х	х	х	SOMON _CH2	EOMO N_CH 2	LEDCU	RR_CH

### **Dual SYNC Buck Controller with SPI Interface**



# **Serial Peripheral Interface (SPI)**

**Table 15** Register Bank 1 (cont'd)

Bit	15	1	1	12	11	10	9	8	7	6	5	4	3	2	1	0
		4	3													
FAULTS_C	W/	1	0	0	1	1	1	0	OUT	х	x	OUTOV	х	OUTO	OL_C	SHRTL
H2	R								OC_			LAT_C		V_CH	H2	ED_CH
									CH2			H2		2		2
LOOPCTRL	W/	1	0	1	0	0	0	0	PWM	x	x	х	x	х	0	ENCAL
_CH2	R								_2							_CH2

A write to a non existing address is ignored, a read to a non existing register is ignored and the STD Diagnosis Frame is send out.

Table 16 Register description

Register name	Field	Bits	Туре	Purpose
LEDCURRADIM _CH1,2	ADIMVAL_CH1,	7:0	r/w	LED Current Configuration Register $00000000_{\rm B}$ , analog dimming @ 0% of LED current fixed via $R_{\rm FB1,2}$ $11110000_{\rm B}$ , (default) analog dimming @ 100% of LED current fixed via $R_{\rm FB1,2}$
LEDCURRCAL_ CH1,2	CALIBVAL_CH1	3:0	r/w	LED Current Accuracy Trimming Configuration Register LED current calibration value definition, the first bit is the calibration sign: 0000 <sub>B</sub> , (default) Initial state in the middle of the range 0111 <sub>B</sub> , maximum calibration value positive 1111 <sub>B</sub> , maximum calibration value negative
	EOCAL_CH1,2	4	r	End of calibration routine signalling bit:  0 <sub>B</sub> , (default) calibration routine not completed, not successfully performed or never run.  1 <sub>B</sub> , calibration successfully performed (is reset to 0 <sub>B</sub> when SOCAL_CH1, 2 is set to 1 <sub>B</sub> )
	SOCAL_CH1,2	5	r/w	Start of calibration routine signalling bit:  0 <sub>B</sub> , (default) no calibration routine started  1 <sub>B</sub> , calibration routine start (autoclear)
	DAC_OFF_CH1, 2	6	r/w	Switch OFF internal analog dimming DAC bit:  0 <sub>B</sub> , (default) internal DAC active  1 <sub>B</sub> , internal DAC inactive and analog dimming error amplifier reference mapped to SET1,2 pin

# **Dual SYNC Buck Controller with SPI Interface**



# **Serial Peripheral Interface (SPI)**

 Table 16
 Register description (cont'd)

Register name	Field	Bits	Туре	Purpose
SWTMOD	FDEVSPREAD	0	r/w	Switching Mode Configuration Register Deviation Frequency $f_{\rm DEV}$ definition: $0_{\rm B}$ , (default) $\pm 20\%$ of $f_{\rm SW}$ $1_{\rm B}$ , $\pm 10\%$ of $f_{\rm SW}$
	FMSPREAD	1	r/w	Frequency Modulation Frequency $f_{\rm FM}$ definition: $0_{\rm B}$ , (default) 12 kHz $1_{\rm B}$ , 18 kHz
	ENSPREAD	2	r/w	Enable Spread Spectrum feature:  0 <sub>B</sub> , Spread Spectrum modulation disabled  1 <sub>B</sub> , (default) Spread Spectrum modulation enabled
DVCCTRL	IDLE	0	r/w	Device Control Register IDLE mode configuration bit: 0 <sub>B</sub> , ACTIVE mode (default) 1 <sub>B</sub> , IDLE mode
	SWRST	1	r/w	Software reset bit: $0_B$ , (default) normal operation $1_B$ , execute reset command
	CLRLAT	2	r/w	Clear Latch bit:  0 <sub>B</sub> , (default) normal operation  1 <sub>B</sub> , execute CLRLAT command
MFSSETUP1_C H1,2	LEDCHAIN_CH1,2	3:0	r/w	Short Circuit configuration Register Short circuit threshold and MFS ratio bits: change the $V_{VFB1,2\_S2G}$ threshold $0001_B$ , smallest Value 1 Step $0010_B$ , (default) 2 Steps $1000_B$ , 8 Steps $1111_B$ , 15 Steps $0000_B$ , largest Value 16 Steps
CURRMON_CH1,2	LEDCURR_CH1, 2	1:0	r	Current Monitor Register Status of the LED Current bits:  00 <sub>B</sub> , (default) LED current between Target and +25%  01 <sub>B</sub> , LED current above +25% of Target  10 <sub>B</sub> , LED current between Target and -25%  11 <sub>B</sub> , LED current below -25% of Target
	EOMON_CH1,2	2	r	End of LED/Input Current Monitoring bits:  0 <sub>B</sub> , (default) Current monitoring routine not completed, not successfully performed or never run.  1 <sub>B</sub> , Current Monitor routine successfully performed (is reset to 0 <sub>B</sub> when SOMON_CH1, 2 is set to 1 <sub>B</sub> )
	SOMON_CH1,2	3	r/w	Start of LED/Input Current Monitoring bits: $0_{\rm B}$ , (default) Current monitor routine not started $1_{\rm B}$ , Start of the current monitor routine

# **Dual SYNC Buck Controller with SPI Interface**



**Serial Peripheral Interface (SPI)** 

 Table 16
 Register description (cont'd)

Register name	Field	Bits	Туре	Purpose
FAULTS_CH1,	SHRTLED_CH1, 2	0	r	Detailed Fault and Diagnosis Registers  Shorted Load Diagnosis Bit:  0 <sub>B</sub> , Short circuit condition not detected since last readout  1 <sub>B</sub> , Short circuit condition detected since last readout  This bit is latched and automatically cleared after a FAULTS_CH1,2 register reading
	OL_CH1,2	1	r	Open Load in ON state Diagnosis Bit:  0 <sub>B</sub> , Open load condition not detected since last readout  1 <sub>B</sub> , Open load condition detected since last readout  This bit is latched and automatically cleared after a FAULTS_CH1,2 register reading
	OUTOV_CH1,2	2	r	Output overvoltage Monitor Bit:  0 <sub>B</sub> , Output overvoltage not detected since last readout  1 <sub>B</sub> , Output overvoltage detected since last readout  This bit is latched and automatically cleared after a  FAULTS_CH1,2 register reading (default condition if  OUTOVLAT_CH1,2 is not set). See <b>Chapter 10.2.2</b> for further details.
	OUTOVLAT_CH1,2	4	r/w	Output latch after overvoltage error enable Bit:  0 <sub>B</sub> , (default) gate driver outputs are autorestarting after an overvoltage event  1 <sub>B</sub> , gate drivers are latched low (output Mos are High Impedance) and bit OUTOV_CH1,2 is latched after an overvoltage event until a CLRLAT command
	OUTOC_CH1,2	7	r	Output overcurrent Monitor Bit:  0 <sub>B</sub> , Output overcurrent not detected since last readout  1 <sub>B</sub> , Output overcurrent detected since last readout  This bit is latched and automatically cleared after a  FAULTS_CH1,2 register reading
LOOPCTRL_CH 1,2	ENCAL_CH1,2	0	r/w	Loop Control Register Enable automatic output current calibration Bits of CH1,2:  0 <sub>B</sub> , (default) DAC of CH1,2 takes CALIBVAL_CH1, 2 from SPI registers  1 <sub>B</sub> , DAC of CH1,2 takes CALIBVAL_CH1, 2 from last completed automatic calibration procedure; SOCAL_CH1, 2 bits can be set.
	PWM_1,2	7	r/w	Bits to enable/disable the gate drivers of the main switches (gate driver resulting status is the OR function with the PWMI1,2 pins value): $0_{\rm B}$ , (default) disable $1_{\rm B}$ , enable



# **Application Information**

#### **Application Information** 13

Note:

The following information is given as a hint for the implementation of the device only and shall not be regarded as a description or warranty of a certain functionality, condition or quality of the device.




Figure 36 Application Drawing - TLD5501-2QV as BUCK current Regulator, Separate Channels

BOM - TLD5501-2QV as BUCK current regulator Table 17


Reference Designator	Value	Manufacturer	<b>Part Number</b>	Туре
$\overline{D_1, D_2}$	BAT46WJ		BAT46WJ	Diode
$C_{\rm IN2}, C_{\rm IN3}$	4.7 μF, 100 V	EPCOS	X7R	Capacitor
$C_{\text{COMP1}}, C_{\text{COMP2}}$	22n F, 16 V	EPCOS	X7R	Capacitor
C <sub>SOFT_START1</sub> , C <sub>SOFT_START2</sub>	22 nF, 16 V	EPCOS	X7R	Capacitor
$C_{\text{OUT}11}, C_{\text{OUT}21}, C_{\text{OUT}12},$	4.7 μF, 60 V	EPCOS	X7R	Capacitor
$C_{\text{IN1}}, C_{\text{OUT13}}, C_{\text{OUT23}}$	100 nF, 60 V	EPCOS	X7R	Capacitor
C <sub>OUT23</sub>	100 μF, 80 V	EPCOS	Tantalum	Capacitor
C <sub>IVCC</sub>	10 μF, 16 V	EPCOS	X7R	Capacitor
$C_{\rm BST1}$ , $C_{\rm BST2}$	100 nF, 16 V	EPCOS	X7R	Capacitor
$IC_1$		Infineon	TLD5501-2QV	IC
L <sub>1</sub> , L <sub>2</sub>	10 μΗ	Coilcraft	XAL1010-103MEC	Inductor
$R_{\text{FB1}}, R_{\text{FB2}}$	0.50 Ω, 1%	Panasonic		Resistor



# **Application Information**

Table 17 BOM - TLD5501-2QV as BUCK current regulator

Reference Designator	Value	Manufacturer	Part Number	Туре
$R_{VFBL1}$ , $R_{VFBL2}$	1.5 kΩ, 1%	Panasonic		Resistor
$R_{\text{VFBH1}}, R_{\text{VFBH2}}$	56 kΩ, 1%	Panasonic		Resistor
$R_{\text{COMP1}}, R_{\text{COMP2}}$	0 Ω, 5%	Panasonic		Resistor
$R_{FREQ}$	37.4 kΩ, 1%	Panasonic		Resistor
$R_{SWCS1}$ , $R_{SWCS2}$	0.005 Ω, 1%	Panasonic	ERJB1CFR05U	Resistor
$\overline{M_1, M_2, M_3, M_4}$	Dual MOSFET: 100 V / 26 mΩ N-ch	Infineon	IPG20N06S4L-26	Transistor



Application Drawing - TLD5501-2QV as BUCK voltage regulator parallel channels Figure 37

Table 18 BOM - TLD5501-2QV as BUCK voltage regulator with parallel channels

Reference Designator	Value	Manufacturer	Part Number	Туре
$\overline{D_1, D_2}$	BAT46WJ			Diode
$C_{\rm IN1}$ , $C_{\rm IN2}$	4.7 μF, 50 V	EPCOS	X7R	Capacitor
$C_{COMP}$	39 nF, 16 V	EPCOS	X7R	Capacitor
C <sub>SOFT_START</sub>	47 nF, 16 V	EPCOS	X7R	Capacitor
$C_{FF}$	68nF, 50V	EPCOS	X7R	Capacitor
$C_{\text{OUT}_{11}}, C_{\text{OUT}_{21}}, C_{\text{OUT}_{12}}, \\ C_{\text{OUT}_{22}}$	4.7 μF, 60 V	EPCOS	X7R	Capacitor

# **Dual SYNC Buck Controller with SPI Interface**



# **Application Information**

BOM - TLD5501-2QV as BUCK voltage regulator with parallel channels Table 18

Reference Designator	Value	Manufacturer	Part Number	Туре
$C_{\text{OUT}13}, C_{\text{OUT}24}$	100 nF, 60 V	EPCOS	X7R	Capacitor
C <sub>OUT</sub>	100 μF, 80 V		Electrolytic	Capacitor
C <sub>IVCC</sub>	10 μF, 16 V	EPCOS	X7R	Capacitor
$C_{\rm BST1}$ , $C_{\rm BST2}$	100 nF, 16 V	EPCOS	X7R	Capacitor
$IC_1$		Infineon	TLD5501-2QV	IC
$L_{\text{OUT1}}$ , $L_{\text{OUT2}}$	10 μΗ	Coilcraft	XAL1010-103MEC	Inductor
$R_{\text{FB1}}$ , $R_{\text{FB2}}$ , $R_{\text{FB3}}$	0, 150Ω, 48kΩ 1%	Panasonic		Resistor
$R_{\text{VFBL}}$ , $R_{\text{VFBH}}$	1.5 kΩ, 56 kΩ, 1%	Panasonic		Resistor
R <sub>COMP</sub>	1 kΩ	Panasonic		Resistor
R <sub>FF</sub>	470Ω 1%	Panasonic		Resistor
$R_{FREQ}$	37.4 kΩ, 1%	Panasonic		Resistor
R <sub>SWCS1</sub> , R <sub>SWCS2</sub>	0.005 Ω, 1%	Panasonic	ERJB1CFR05U	Resistor
$M_1, M_2, M_3, M_4$	Dual MOSFET: 100 V / 14 mΩ N-ch	Infineon	IPG20N06S4L-14	Transistor

# **TLD5501-2QV Dual SYNC Buck Controller with SPI Interface**



**Application Information** 

#### **Further Application Information** 13.1

• For further information you may contact <a href="http://www.infineon.com/">http://www.infineon.com/</a>



**Package Outlines** 

# 14 Package Outlines




Figure 38 PG-VQFN-48-31 (with LTI)

### **Green Product (RoHS compliant)**

To meet the world-wide customer requirements for environmentally friendly products and to be compliant with government regulations the device is available as a green product. Green products are RoHS-Compliant (i.e Pb free finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020).

Rev. 1.00

# **Dual SYNC Buck Controller with SPI Interface**



**Revision History** 

#### **Revision History 15**

Revision	Date	Changes
Rev. 1.00	2017-07-11	Datasheet available

# **Dual SYNC Buck Controller with SPI Interface**



# **Table of Content**

1	Overview	1
2	Block Diagram	3
3	Pin Configuration	4
3.1	Pin Assignment	
3.2	Pin Definitions and Functions	
<b>4</b>	General Product Characteristics	
4.1 4.2	Functional Range	
4.3	Thermal Resistance	
5	Power Supply	12
5.1	Different Power States	
5.2	Different Possibilities to RESET the device	
5.3	Electrical Characteristics	
6	Regulator Description	
6.1 6.2	Regulator Diagram Description	
6.3	Switching Frequency setup	
6.4	Flexible current sense	
6.5	Programming Output Voltage (Constant Voltage Regulation)	
6.6	Electrical Characteristics	
7	Digital Dimming Function	
7.1 7.2	Description Electrical Characteristics	
8	Analog Dimming	
8.1	Description	
8.2	LED current calibration procedure	
8.3	Electrical Characteristics	32
9	Linear Regulator	
9.1	IVCC Description	
9.2	Electrical Characteristics	
<b>10</b> 10.1	Protection and Diagnostic Functions	
10.2	Output Overvoltage, Overcurrent, Open Load, Short circuit protection	
10.2.1	Short Circuit protection	36
10.2.2	Overvoltage Protection	
10.2.3 10.2.4	Overcurrent on Load Protection	
10.2.4	Output current Monitoring	
10.4	Device Temperature Monitoring	
10.5	Electrical Characteristics	41
11	Infineon FLAT SPECTRUM Feature set	
11.1	Description	
11.2 11.3	Synchronization Function	
11.3 11.4	EMC optimized schematic	
	•	

# **Dual SYNC Buck Controller with SPI Interface**



11.5	Electrical Characteristics	. 45
12	Serial Peripheral Interface (SPI)	46
12.1	SPI Signal Description	. 46
12.2	Daisy Chain Capability	. 47
12.3	Timing Diagrams	
12.4	Electrical Characteristics	. 50
12.5	SPI Protocol	. 52
12.6	SPI Registers Overview	. 54
12.6.1	Standard Diagnosis	. 54
12.6.2	Register structure	. 57
13	Application Information	61
13.1	Further Application Information	
14	Package Outlines	65
15	Revision History	66
	Table of Content	67

#### **Trademarks of Infineon Technologies AG**

HHVIC™, μIPM™, μPFC™, AU-ConvertIR™, AURIX™, C166™, Canpak™, CIPOS™, CIPURSE™, CoolDp™, CoolGan™, COOLIR™, CoolMos™, CoolSiC™, DAVE™, DI-POL™, DirectFET™, DrBlade™, EasyPIM™, EconoBRIDGE™, EconoDUAL™, EconoPACK™, EconoPIM™, EiceDRIVER™, eupec™, FCOS™, GanpowiR™, HEXFET™, HITFET™, HybridPACK™, iMOTION™, IRAM™, ISOFACE™, IsoPACK™, LEDrivIR™, LITIX™, MIPAQ™, ModSTACK™, my-d™, NovalithIC™, OPTIGA™, OptiMOS™, ORIGA™, PowiRaudio™, PowiRstage™, PrimePACK™, PrimeSTACK™, PROFET™, PRO-SIL™, RASIC™, REAL3™, SmartLEWIS™, SOLID FLASH™, SPOC™, StrongIRFET™, SupIRBuck™, TEMPFET™, TRENCHSTOP™, TriCore™, UHVIC™, XHP™, XMC™.

Trademarks updated November 2015

#### **Other Trademarks**

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2017-07-11 Published by Infineon Technologies AG 81726 Munich, Germany

© 2017 Infineon Technologies AG. All Rights Reserved.

Do you have a question about any aspect of this document?

Email: erratum@infineon.com

Document reference (doc\_number)

#### IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

#### WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.