www.ti.com

# 250mA, Ultralow I<sub>Q</sub>, Fast Transient Response, RF LOW-DROPOUT LINEAR REGULATOR

#### **FEATURES**

- Very Low Dropout:
  - 65mV Typical at 100mA
  - 130mV Typical at 200mA
  - 163mV Typical at 250mA
- 2% Accuracy Over Load/Line/Temperature
- Ultralow IQ: 7.9μA
- Excellent Load Transient Performance:±50mV for 200mA Loading/Unloading Transient
- Available in Fixed-Output Voltages From 0.9V to 5V Using Innovative Factory EEPROM Programming
- High PSRR: 70dB at 1kHz
- Stable with a 1.0μF Ceramic Capacitor
- Thermal Shutdown and Overcurrent Protection
- Available in 4-Ball, 0,4mm Pitch Wafer-Level
   Chip Scale and 1,5mm x 1,5mm SON Packages


#### **APPLICATIONS**


- Wireless Handsets, Smart Phones, PDAs
- MP3 Players and Other Handheld Products
- Wireless LAN, Bluetooth<sup>®</sup>, Zigbee<sup>®</sup>
- Remote Controls
- Portable Consumer Products

#### DESCRIPTION

The TPS727xx family of low-dropout (LDO) linear regulators are ultralow quiescent current LDOs with excellent line and ultra-fast load transient performance and are designed for power-sensitive applications. The LDO output voltage level is preset by the use of innovative factory EEPROM programming. A precision bandgap and error amplifier provides overall 2% accuracy over load, line, and temperature extremes. The TPS727xx family is available in 1,5mm x 1,5mm SON and wafer chip-scale (WCSP) packages that make it ideal for handheld applications. This family of devices is fully specified over a temperature range of  $T_J = -40\,^{\circ}\text{C}$  to  $+125\,^{\circ}\text{C}$ .

YFF PACKAGE WCSP-4 (Top View)										
٠.	GND									
B2	B1 O	7								
A2	A1									
IN	EN									





A

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Bluetooth is a registered trademark of Bluetooth SIG. Zigbee is a registered trademark of Zigbee Alliance. All other trademarks are the property of their respective owners.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### ORDERING INFORMATION(1)

PRODUCT	V <sub>OUT</sub> <sup>(2)</sup>
	XXX is the nominal output voltage. YYY is package designator. Z is package tape and reel quantity (R = 3000, T = 250).

- (1) For the most current package and ordering information see the Package Option Addendum at the end of this document, or visit the device product folder at www.ti.com.
- (2) Output voltages from 0.9V to 5.0V in 50mV increments are available through the use of innovative factory EEPROM programming; minimum order quantities may apply. Contact factory for details and availability.

#### ABSOLUTE MAXIMUM RATINGS(1)

At  $T_{\perp} = -40^{\circ}$ C to +125°C (unless otherwise noted). All voltages are with respect to GND.

PARAMETER		TPS727xx	UNIT				
Input voltage ran	ige, V <sub>IN</sub>	-0.3 to +6.0	V				
Enable voltage ra	ange, V <sub>EN</sub>	-0.3 to +6.0 <sup>(2)</sup>	V				
Output voltage ra	ange, V <sub>OUT</sub>	-0.3 to +6.0 V					
Maximum output	current, I <sub>OUT</sub>	Internally limited	t				
Output short-circ	uit duration	Indefinite	Indefinite				
Total continuous	power dissipation, P <sub>DISS</sub>	See Dissipation Rating	See Dissipation Ratings Table				
FOD well a m	Human body model (HBM)	2	kV				
ESD rating	Charged device model (CDM)	500	V				
Operating junction	on temperature range, T <sub>J</sub>	-55 to +150	°C				
Storage tempera	iture range, T <sub>STG</sub>	-55 to +150					

<sup>(1)</sup> Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.

#### **DISSIPATION RATINGS**

BOARD	PACKAGE	$R_{ heta JC}$	$R_{ hetaJA}$	DERATING FACTOR ABOVE T <sub>A</sub> = +25°C	T <sub>A</sub> < +25°C	T <sub>A</sub> = +70°C	T <sub>A</sub> = +85°C
High-K <sup>(1)</sup>	DSE	_	206°C/W	4.85mW/°C	485mW	269mW	194mW
High-K <sup>(1)</sup>	YFF	85°C/W	268°C/W	3.7mW/°C	370mW	205mW	150mW

(1) The JEDEC high-K (2s2p) board used to derive this data was a 3-inch x 3-inch, multilayer board with 1-ounce internal power and ground planes and 2-ounce copper traces on top and bottom of the board.

<sup>(2)</sup> V<sub>EN</sub> absolute maximum rating is V<sub>IN</sub> or 6.0V, whichever is less.

www.ti.com



#### **ELECTRICAL CHARACTERISTICS**

Over operating temperature range (T $_J$  = -40°C to +125°C),  $V_{IN}$  =  $V_{OUT(TYP)}$  + 0.3V or 2.0V, whichever is greater;  $I_{OUT}$  = 10mA,  $V_{EN}$  = 0.9V, and  $C_{OUT}$  = 1.0 $\mu$ F, unless otherwise noted. Typical values are at  $T_J$  = +25°C.

				1	TPS727xx				
	PARAMETER	TEST	CONDITIONS	MIN	TYP	MAX	UNIT		
$V_{IN}$	Input voltage range			2.0		5.5	V		
$V_{O}$	Output voltage range			0.9		5.0	V		
		$T_J = +25^{\circ}C$		-2.5		+2.5	mV		
V <sub>OUT</sub> (1)	DC output accuracy	$V_{OUT} + 0.3V \le V$ $0mA \le I_{OUT} \le 20$		-2.0	±1.0	+2.0	%		
		$V_{OUT} + 0.3V \le V$ $0mA \le I_{OUT} \le 25$			±1.0		%		
$\Delta V_{OUT}$	Load transient	1mA to 200mA of 200mA to 1mA in	or n 1μs, C <sub>OUT</sub> = 1μF		±50.0		mV		
AVOUT	Load transient	1mA to 250mA o 250mA to 1mA ii	or η 1μs, C <sub>OUT</sub> = 1μF		±65		mV		
$\Delta V_{O}/\Delta V_{IN}$	Line regulation	$V_{OUT(NOM)} + 0.3$ $I_{OUT} = 10$ mA	$V \le V_{IN} \le 5.5V$ ,		8		μV/V		
$\Delta V_O / \Delta I_{OUT}$	Load regulation	0mA ≤ I <sub>OUT</sub> ≤ 256	0mA		20		μV/mA		
		$V_{IN} = 0.98 \times V_{OL}$	$I_{\text{JT(NOM)}}$ , $I_{\text{OUT}} = 10\text{mA}$		6.5		mV		
		$V_{IN} = 0.98 \times V_{OL}$	$V_{IN} = 0.98 \times V_{OUT(NOM)}, I_{OUT} = 50 \text{mA}$				mV		
$V_{DO}$	Dropout voltage <sup>(2)</sup>	$V_{IN} = 0.98 \times V_{OL}$		65		mV			
		$V_{IN} = 0.98 \times V_{OL}$	$V_{IN} = 0.98 \times V_{OUT(NOM)}, I_{OUT} = 200 \text{mA}$			200	mV		
		$V_{IN} = 0.98 \times V_{OL}$	<sub>JT(NOM)</sub> , I <sub>OUT</sub> = 250mA		162.5		mV		
I <sub>CL</sub>	Output current limit	$V_{OUT} = 0.9 \times V_{OUT}$	UT(NOM)	300	400	550	mA		
		$I_{OUT} = 0$ mA, $T_{J} = -40$ °C to +125°C			7.9	12	μΑ		
$I_{GND}$	Ground pin current	$I_{OUT} = 200 \text{mA}$			110		μΑ		
		$I_{OUT} = 250 \text{mA}$			130		μА		
		V <sub>EN</sub> ≤ 0.4V, V <sub>IN</sub> :	= 2V, T <sub>J</sub> = +25°C		0.12		μΑ		
I <sub>SHDN</sub>	Shutdown current (I <sub>GND</sub> )	$V_{EN} \le 0.4V, 2.0V$ $T_{J} = -40^{\circ}C \text{ to } +8$	′ < V <sub>IN</sub> ≤ 4.5V,		0.55	2	μА		
			f = 10Hz		85		dB		
			f = 100Hz		75		dB		
DODD	Barra a consideration of the	$V_{IN} = 2.3V$	f = 1kHz		70		dB		
PSRR	Power-supply rejection ratio	$V_{OUT} = 1.8V$ , $I_{OUT} = 10mA$	f = 10kHz		55		dB		
		1001	f = 100kHz		40		dB		
			f = 1MHz		45		dB		
$V_N$	Output noise voltage	BW = 100Hz to $V_{OUT} = 1.8V, I_{OU}$	100kHz, V <sub>IN</sub> = 2.1V, <sub>IT</sub> = 10mA		33.5		$\mu V_{RMS}$		
t <sub>STR</sub>	Startup time <sup>(3)</sup>	$C_{OUT} = 1.0 \mu F, 0$	$C_{OUT} = 1.0 \mu F, 0 \le I_{OUT} \le 250 mA$		100		μS		
$V_{HI}$	Enable pin high (enabled)			0.9		V <sub>IN</sub>	V		
$V_{LO}$	Enable pin low (disabled)			0		0.4	V		
I <sub>EN</sub>	Enable pin current	EN = 5.5V			40	500	nA		
UVLO	Undervoltage lock-out	V <sub>IN</sub> rising		1.85	1.90	1.95	V		
		_	erature increasing		+160		°C		
T <sub>SD</sub>	Thermal shutdown temperature	Reset, temperate			+140		°C		
$T_J$	Operating junction temperature			-40		+125	°C		

The output voltage is programmed at the factory.  $V_{DO}$  is measured for devices with  $V_{OUT(NOM)} \ge 2.35V$  so that  $V_{IN} \ge 2.3V$ . Startup time: Time from EN assertion to  $0.98 \times V_{OUT(NOM)}$ .



#### **DEVICE INFORMATION**





Figure 1. Functional Block Diagram



#### **PIN CONFIGURATIONS**





See note.


#### ALL OTHER TPS727xx DEVICES YFF PACKAGE WCSP-4 (TOP VIEW)


OUT	GND
B2	B1 ○ •
A2 ()	A1 O
IN	EN


See note.

#### DSE PACKAGE 1,5mm × 1,5mm SON-6 (TOP VIEW)









#### **NOTE**

**EN** pin marked with dot for 1.5V, 1.8V, and 2.8V versions of YFF package. **GND** pin marked with dot for all other voltage versions of YFF package.


#### **PIN DESCRIPTIONS**

TPS727xx			
NAME	YFF	DSE	DESCRIPTION
OUT	B2	1	Regulated output voltage pin. A small 1µF ceramic capacitor is needed from this pin to ground to assure stability. See <i>Input</i> and <i>Output Capacitor Requirements</i> in the <i>Application Information</i> section for more details.
NC	_	2	No connection. This pin can be tied to to ground to improve thermal dissipation.
GND	B1	3	Ground pin.
EN	A1	4	Enable pin. Driving EN over 0.9V turns on the regulator. Driving EN below 0.4V puts the regulator into shutdown mode, thus reducing the operating current to 120nA, nominal.
NC	_	5	No connection. This pin can be tied to to ground to improve thermal dissipation.
IN	A2	6	Input pin. A small capacitor is needed from this pin to ground to assure stability. See <i>Input and Output Capacitor Requirements</i> in the <i>Application Information</i> section for more details.



#### TYPICAL CHARACTERISTICS

Over operating temperature range ( $T_J = -40^{\circ}C$  to +125°C),  $V_{IN} = V_{OUT(TYP)} + 0.3V$  or 2.0V, whichever is greater;  $I_{OUT} = 10mA$ ,  $V_{EN} = V_{IN}$ , and  $C_{OUT} = 1.0\mu F$ , unless otherwise noted. Typical values are at  $T_J = +25^{\circ}C$ .




LINE REGULATION (TPS72718) 1.90 I<sub>OUT</sub> = 200mA 1.88 1.86 1.84 1.82 V<sub>OUT</sub> (V) 1.80 1.78 +125°C -----1.74 +85°C +25°C 1.72 -40°C 2.1 2.6 3.1 3.6 4.1 4.6 5.1 5.6  $V_{IN}(V)$ 

Figure 2.

Figure 3.

### LOAD REGULATION UNDER LIGHT LOADS (TPS72718)









Figure 5.

## DROPOUT VOLTAGE vs OUTPUT CURRENT (TPS72750)



#### **DROPOUT VOLTAGE vs INPUT VOLTAGE**




Figure 7.



#### **TYPICAL CHARACTERISTICS (continued)**

Over operating temperature range ( $T_J = -40$ °C to +125°C),  $V_{IN} = V_{OUT(TYP)} + 0.3V$  or 2.0V, whichever is greater;  $I_{OUT} = 10$ mA,  $V_{EN} = V_{IN}$ , and  $C_{OUT} = 1.0 \mu F$ , unless otherwise noted. Typical values are at  $T_J = +25$ °C.




Figure 8.




Figure 9.

#### GROUND PIN CURRENT vs LOAD (TPS72718)




Figure 10.

## GROUND PIN CURRENT vs TEMPERATURE (TPS72718)




Figure 11.

## SHUTDOWN CURRENT vs INPUT VOLTAGE (TPS72718)




Figure 12.

### CURRENT LIMIT vs INPUT VOLTAGE (TPS72718)




Figure 13.



#### TYPICAL CHARACTERISTICS (continued)

Over operating temperature range ( $T_J = -40^{\circ}C$  to +125°C),  $V_{IN} = V_{OUT(TYP)} + 0.3V$  or 2.0V, whichever is greater;  $I_{OUT} = 10 \text{mA}$ ,  $V_{EN} = V_{IN}$ , and  $C_{OUT} = 1.0 \mu F$ , unless otherwise noted. Typical values are at  $T_J = +25^{\circ}C$ .




Figure 14.




Figure 15.

#### PSRR vs INPUT VOLTAGE (TPS72718)




Figure 16.

#### OUTPUT SPECTRAL NOISE DENSITY vs OUTPUT VOLTAGE (TPS72718)




Figure 17.

### LOAD TRANSIENT RESPONSE: 0.1mA TO 200mA (TPS72718)




Figure 18.

### LOAD TRANSIENT RESPONSE: 1mA TO 200mA (TPS72718)




Figure 19.



### **TYPICAL CHARACTERISTICS (continued)**

Over operating temperature range ( $T_J = -40^{\circ}C$  to +125°C),  $V_{IN} = V_{OUT(TYP)} + 0.3V$  or 2.0V, whichever is greater;  $I_{OUT} = 10mA$ ,  $V_{EN} = V_{IN}$ , and  $C_{OUT} = 1.0 \mu F$ , unless otherwise noted. Typical values are at  $T_J = +25^{\circ}C$ .

## LOAD TRANSIENT RESPONSE: 10mA TO 200mA (TPS72718)




Figure 20.

#### LINE TRANSIENT RESPONSE (TPS72718)




Figure 21.

#### LINE TRANSIENT RESPONSE (TPS72718)




Figure 22.

#### V<sub>IN</sub> INRUSH CURRENT (TPS72718)




Figure 23.

#### V<sub>IN</sub> INRUSH CURRENT (TPS72718)




Figure 24.

#### V<sub>IN</sub> RAMP UP, RAMP DOWN RESPONSE (TPS72718)




Figure 25.



#### APPLICATION INFORMATION

The TPS727xx family belongs to a family of new generation LDO regulators that consume extremely low quiescent current while simulatenously delivering excellent PSRR with very little headroom ( $V_{\text{IN}} - V_{\text{OUT}}$  differential voltage), and very good transient response. These features, combined with low noise without a noise reduction pin in an ultrasmall package, make this device ideal for portable applications. This family of regulators offers sub-bandgap output voltages, current limit and thermal protection, and is fully specified from  $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ .

### INPUT AND OUTPUT CAPACITOR REQUIREMENTS

Although an input capacitor is not required for stability, it is good analog design practice to connect a  $0.1\mu F$  to  $1.0\mu F$  low equivalent series resistance (ESR) capacitor across the IN pin and GND input of the regulator. This capacitor counteracts reactive input sources and improves transient response, noise rejection, and ripple rejection. A higher-value capacitor may be necessary if large, fast rise-time load transients are anticipated, or if the device is not located close to the power source. If source impedance is not sufficiently low, a  $0.1\mu F$  input capacitor may be necessary to ensure stability.

The TPS727xx is designed to be stable with standard ceramic capacitors with values of  $1.0\mu F$  or larger at the output. X5R- and X7R-type capacitors are best because they have minimal variation in value and ESR over temperature. Maximum ESR should be less than  $200m\Omega$ .

## BOARD LAYOUT RECOMMENDATIONS TO IMPROVE PSRR AND NOISE PERFORMANCE

To improve ac performance such as PSRR, output noise, and transient response, it is recommended that the board be designed with separate ground planes for  $V_{\text{IN}}$  and  $V_{\text{OUT}}$ , with the ground plane connected only at the GND pin of the device. In addition, the ground connection for the output capacitor should connect directly to the GND pin of the device. High ESR capacitors may degrade PSRR.

#### INTERNAL CURRENT LIMIT

The TPS727xx internal current limit helps protect the regulator during fault conditions. During current limit, the output sources a fixed amount of current that is largely independent of output voltage. In such a case, the output voltage is not regulated, and is  $V_{OUT} = \frac{1}{2} \left( \frac{1}{2} \right)^{1/2}$ 

 $I_{LIMIT} \times R_{LOAD}$ . The PMOS pass transistor dissipates  $(V_{IN} - V_{OUT}) \times I_{LIMIT}$  until thermal shutdown is triggered and the device is turned off. As the device cools down, it is turned on by the internal thermal shutdown circuit. If the fault condition continues, the device cycles between current limit and thermal shutdown. See the *Thermal Information* section for more details.

The PMOS pass element in the TPS727xx has a built-in body diode that conducts current when the voltage at the OUT pin exceeds the voltage at the IN pin. This current is not limited, so if extended reverse voltage operation is anticipated, external limiting to 5% of rated output current is recommended.

#### **SOFT START**

The startup current is given by Equation 1:

$$I_{SOFT START}$$
 (mA) =  $C_{OUT}(\mu F) \times 0.07(V/\mu s) + I_{LOAD}(mA)$  (1)

This equation shows that soft-start current is directly proportional to  $C_{\text{OUT}}$ .

The output voltage ramp rate is independent of  $C_{OUT}$  and load current, and has a typical value of  $0.07V/\mu s$ .

The TPS727xx automatically adjusts the soft-start current to supply both the load current and the  $C_{OUT}$  charge current. For example, if  $I_{LOAD}=0 mA$  upon enabling the LDO,  $I_{SOFT\ START}=1 \mu F \times 0.07\ V/\mu s + 0 mA=70 mA$ , the current that charges the output capacitor.

If  $I_{LOAD}$  = 200mA,  $I_{SOFT\ START}$  = 1 $\mu$ F × 0.07V/ $\mu$ S + 200mA = 270mA, the current required for charging output capacitor and supplying the load current.

If the output capacitor and load are increased such that the soft-start current exceeds the output current limit, it is clamped at the typical current limit of 400mA. For example, if  $C_{OUT}=10\mu F$  and  $I_{OUT}=200mA$ ,  $10\mu F \times 0.07 V/\mu s + 200mA = 900mA$  is not supplied. Instead, it is clamped at 400mA.

#### **SHUTDOWN**

The enable pin (EN) is active high and is compatible with standard and low voltage, TTL-CMOS levels. When shutdown capability is not required, EN can be connected to the IN pin.

www.ti.com

#### **DROPOUT VOLTAGE**

The TPS727xx uses a PMOS pass transistor to achieve low dropout. When  $(V_{\text{IN}}-V_{\text{OUT}})$  is less than the dropout voltage  $(V_{\text{DO}})$ , the PMOS pass device is in the linear region of operation and the input-to-output resistance is the  $R_{\text{DS(ON)}}$  of the PMOS pass element.  $V_{\text{DO}}$  approximately scales with output current because the PMOS device behaves like a resistor in dropout.

As with any linear regulator, PSRR and transient response are degraded as  $(V_{\text{IN}}-V_{\text{OUT}})$  approaches dropout. This effect is shown in Figure 16 in the Typical Characteristics section.

#### TRANSIENT RESPONSE

As with any regulator, increasing the size of the output capacitor reduces over/undershoot magnitude but increases duration of the transient response.

#### **UNDERVOLTAGE LOCK-OUT (UVLO)**

The TPS727xx uses an undervoltage lock-out circuit that keeps the output shut off until the input voltage reaches the UVLO threshold voltage.

#### THERMAL INFORMATION

#### **Thermal Protection**

Thermal protection disables the output when the junction temperature rises to approximately +160°C, allowing the device to cool. When the junction temperature cools to approximately +140°C the output circuitry is again enabled. Depending on power dissipation, thermal resistance, and ambient temperature, the thermal protection circuit may cycle on and off. This cycling limits the dissipation of the regulator, protecting it from damage as a result of overheating.

Any tendency to activate the thermal protection circuit indicates excessive power dissipation or an inadequate heatsink. For reliable operation, junction temperature should be limited to +125°C maximum. To estimate the margin of safety in a complete design

(including heatsink), increase the ambient temperature until the thermal protection is triggered; use worst-case loads and signal conditions. For good reliability, thermal protection should trigger at least +35°C above the maximum expected ambient condition of your particular application. This configuration produces a worst-case junction temperature of +125°C at the highest expected ambient temperature and worst-case load.

The internal protection circuitry of the TPS727xx has been designed to protect against overload conditions. It is not intended to replace proper heatsinking. Continuously running the TPS727xx into thermal shutdown degrades device reliability.

#### **Power Dissipation**

The ability to remove heat from the die is different for each package type, presenting different considerations in the printed circuit board (PCB) layout. The PCB area around the device that is free of other components moves the heat from the device to the ambient air. Performance data for JEDEC lowand high-K boards are given in the *Dissipation Ratings* table. Using heavier copper increases the effectiveness in removing heat from the device. The addition of plated through-holes to heat-dissipating layers also improves the heatsink effectiveness.

Power dissipation depends on input voltage and load conditions. Power dissipation ( $P_D$ ) is equal to the product of the output current times the voltage drop across the output pass element ( $V_{IN}$  to  $V_{OUT}$ ), as shown in Equation 2:


$$P_{D} = (V_{IN} - V_{OUT}) \times I_{OUT}$$
 (2)

#### **Package Mounting**

Solder pad footprint recommendations for the TPS727xx are available from the Texas Instruments web site at www.ti.com.

The recommended land pattern for the DSE package is shown in Figure 26. Figure 27 shows the dimensions of the YFF package.






- (1) Publication IPC-7351 is recommended for alternate designs.
- (2) For more information, refer to TI application notes SCBA017 and SLUA271 (Quad Flatpack No-Lead Logic Packages and QFN/SON PCB Attachment, respectively) for specific thermal information, via requirements, and additional recommendations for board layout. These documents are available at the Texas Instruments web site (http://www.ti.com) by searching for the literature number.
- (3) Laser-cutting apertures with trapedzoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for stencil design considerations.
- (4) Customers should contact their board fabrication site for minimum solder mask tolerances between signal pads.

Figure 26. Recommended Land Pattern for DSE Package

www.ti.com



(1) Devices in a YFF package can have a dimension that ranges within a specified tolerance. To determine the exact measurements, contact a local Texas Instruments representative.

Figure 27. YFF Package Dimensions



#### **REVISION HISTORY**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision B (April, 2010) to Revision C	Page
Updated YFF front page pin drawing to show pin locations	1
Revised Pin Configurations section	5
Changed graph title for Figure 7	6
Changes from Revision A (September, 2009) to Revision B	Page
Changed title of data sheet	1
Updated Features list	
Changed footnote 2 to Absolute Maximum Ratings table	2
Revised numerous specifications and parameters in <i>Electrical Characteristics</i> table	3
Revised operating parameters for Figure 5	
Added operating parameters to Figure 7	6
Replaced Figure 6	
Updated Figure 10	

30-Aug-2012

#### **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/ Ball Finish	MSL Peak Temp <sup>(3)</sup>	Samples (Requires Login)
TPS72710DSER	ACTIVE	WSON	DSE	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TPS72710DSET	ACTIVE	WSON	DSE	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TPS72711YFFR	ACTIVE	DSBGA	YFF	4	3000	Green (RoHS & no Sb/Br)	Call TI	Level-1-260C-UNLIM	
TPS72711YFFT	ACTIVE	DSBGA	YFF	4	250	Green (RoHS & no Sb/Br)	Call TI	Level-1-260C-UNLIM	
TPS72715DSER	ACTIVE	WSON	DSE	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TPS72715DSET	ACTIVE	WSON	DSE	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TPS72715YFFR	ACTIVE	DSBGA	YFF	4	3000	Green (RoHS & no Sb/Br)	Call TI	Level-1-260C-UNLIM	
TPS72715YFFT	ACTIVE	DSBGA	YFF	4	250	Green (RoHS & no Sb/Br)	Call TI	Level-1-260C-UNLIM	
TPS727185YFFR	ACTIVE	DSBGA	YFF	4	3000	Green (RoHS & no Sb/Br)	Call TI	Level-1-260C-UNLIM	
TPS727185YFFT	ACTIVE	DSBGA	YFF	4	250	Green (RoHS & no Sb/Br)	Call TI	Level-1-260C-UNLIM	
TPS72718DSER	ACTIVE	WSON	DSE	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TPS72718DSET	ACTIVE	WSON	DSE	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TPS72718YFFR	ACTIVE	DSBGA	YFF	4	3000	Green (RoHS & no Sb/Br)	Call TI	Level-1-260C-UNLIM	
TPS72718YFFT	ACTIVE	DSBGA	YFF	4	250	Green (RoHS & no Sb/Br)	Call TI	Level-1-260C-UNLIM	
TPS72719YFFR	ACTIVE	DSBGA	YFF	4	3000	Green (RoHS & no Sb/Br)	Call TI	Level-1-260C-UNLIM	
TPS72719YFFT	ACTIVE	DSBGA	YFF	4	250	Green (RoHS & no Sb/Br)	Call TI	Level-1-260C-UNLIM	
TPS72725DSER	ACTIVE	WSON	DSE	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	



30-Aug-2012

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/ Ball Finish	MSL Peak Temp <sup>(3)</sup>	Samples (Requires Login)
TPS72725DSET	ACTIVE	WSON	DSE	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TPS72727DSER	ACTIVE	WSON	DSE	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TPS72727DSET	ACTIVE	WSON	DSE	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TPS727285DSER	ACTIVE	WSON	DSE	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TPS727285DSET	ACTIVE	WSON	DSE	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TPS72728DSER	ACTIVE	WSON	DSE	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TPS72728DSET	ACTIVE	WSON	DSE	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TPS72728YFFR	ACTIVE	DSBGA	YFF	4	3000	Green (RoHS & no Sb/Br)	Call TI	Level-1-260C-UNLIM	
TPS72728YFFT	ACTIVE	DSBGA	YFF	4	250	Green (RoHS & no Sb/Br)	Call TI	Level-1-260C-UNLIM	
TPS72730DSER	ACTIVE	WSON	DSE	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TPS72730DSET	ACTIVE	WSON	DSE	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TPS72730YFFR	ACTIVE	DSBGA	YFF	4	3000	Green (RoHS & no Sb/Br)	Call TI	Level-1-260C-UNLIM	
TPS72730YFFT	ACTIVE	DSBGA	YFF	4	250	Green (RoHS & no Sb/Br)	Call TI	Level-1-260C-UNLIM	
TPS72733DSER	ACTIVE	WSON	DSE	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TPS72733DSET	ACTIVE	WSON	DSE	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TPS72733YFFR	ACTIVE	DSBGA	YFF	4	3000	Green (RoHS & no Sb/Br)	Call TI	Level-1-260C-UNLIM	
TPS72733YFFT	ACTIVE	DSBGA	YFF	4	250	Green (RoHS & no Sb/Br)	Call TI	Level-1-260C-UNLIM	

<sup>(1)</sup> The marketing status values are defined as follows:



#### PACKAGE OPTION ADDENDUM

30-Aug-2012

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

### PACKAGE MATERIALS INFORMATION


www.ti.com 30-Aug-2012

#### TAPE AND REEL INFORMATION

#### **REEL DIMENSIONS**



#### TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### TAPE AND REEL INFORMATION


#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS72710DSER	WSON	DSE	6	3000	179.0	8.4	1.8	1.8	1.0	4.0	8.0	Q2
TPS72710DSET	WSON	DSE	6	250	179.0	8.4	1.8	1.8	1.0	4.0	8.0	Q2
TPS72711YFFR	DSBGA	YFF	4	3000	180.0	8.4	0.89	1.26	0.69	4.0	8.0	Q1
TPS72711YFFT	DSBGA	YFF	4	250	180.0	8.4	0.89	1.26	0.69	4.0	8.0	Q1
TPS72715DSER	WSON	DSE	6	3000	179.0	8.4	1.8	1.8	1.0	4.0	8.0	Q2
TPS72715DSET	WSON	DSE	6	250	179.0	8.4	1.8	1.8	1.0	4.0	8.0	Q2
TPS72715YFFR	DSBGA	YFF	4	3000	180.0	8.4	0.89	1.26	0.69	4.0	8.0	Q2
TPS72715YFFT	DSBGA	YFF	4	250	180.0	8.4	0.89	1.26	0.69	4.0	8.0	Q2
TPS727185YFFR	DSBGA	YFF	4	3000	180.0	8.4	0.89	1.26	0.69	4.0	8.0	Q1
TPS727185YFFT	DSBGA	YFF	4	250	180.0	8.4	0.89	1.26	0.69	4.0	8.0	Q1
TPS72718DSER	WSON	DSE	6	3000	179.0	8.4	1.8	1.8	1.0	4.0	8.0	Q2
TPS72718DSET	WSON	DSE	6	250	179.0	8.4	1.8	1.8	1.0	4.0	8.0	Q2
TPS72718YFFR	DSBGA	YFF	4	3000	180.0	8.4	0.89	1.26	0.69	4.0	8.0	Q2
TPS72718YFFT	DSBGA	YFF	4	250	180.0	8.4	0.89	1.26	0.69	4.0	8.0	Q2
TPS72719YFFR	DSBGA	YFF	4	3000	180.0	8.4	0.89	1.26	0.69	4.0	8.0	Q1
TPS72719YFFT	DSBGA	YFF	4	250	180.0	8.4	0.89	1.26	0.69	4.0	8.0	Q1
TPS72725DSER	WSON	DSE	6	3000	179.0	8.4	1.8	1.8	1.0	4.0	8.0	Q2
TPS72725DSET	WSON	DSE	6	250	179.0	8.4	1.8	1.8	1.0	4.0	8.0	Q2

### **PACKAGE MATERIALS INFORMATION**

www.ti.com 30-Aug-2012

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS72727DSER	WSON	DSE	6	3000	179.0	8.4	1.8	1.8	1.0	4.0	8.0	Q2
TPS72727DSET	WSON	DSE	6	250	179.0	8.4	1.8	1.8	1.0	4.0	8.0	Q2
TPS727285DSER	WSON	DSE	6	3000	179.0	8.4	1.8	1.8	1.0	4.0	8.0	Q2
TPS727285DSET	WSON	DSE	6	250	179.0	8.4	1.8	1.8	1.0	4.0	8.0	Q2
TPS72728DSER	WSON	DSE	6	3000	179.0	8.4	1.8	1.8	1.0	4.0	8.0	Q2
TPS72728DSET	WSON	DSE	6	250	179.0	8.4	1.8	1.8	1.0	4.0	8.0	Q2
TPS72728YFFR	DSBGA	YFF	4	3000	180.0	8.4	0.89	1.26	0.69	4.0	8.0	Q2
TPS72728YFFT	DSBGA	YFF	4	250	180.0	8.4	0.89	1.26	0.69	4.0	8.0	Q2
TPS72730DSER	WSON	DSE	6	3000	179.0	8.4	1.8	1.8	1.0	4.0	8.0	Q2
TPS72730DSET	WSON	DSE	6	250	179.0	8.4	1.8	1.8	1.0	4.0	8.0	Q2
TPS72730YFFR	DSBGA	YFF	4	3000	180.0	8.4	0.89	1.26	0.69	4.0	8.0	Q1
TPS72730YFFT	DSBGA	YFF	4	250	180.0	8.4	0.89	1.26	0.69	4.0	8.0	Q1
TPS72733DSER	WSON	DSE	6	3000	179.0	8.4	1.8	1.8	1.0	4.0	8.0	Q2
TPS72733DSET	WSON	DSE	6	250	179.0	8.4	1.8	1.8	1.0	4.0	8.0	Q2
TPS72733YFFR	DSBGA	YFF	4	3000	180.0	8.4	0.89	1.26	0.69	4.0	8.0	Q1
TPS72733YFFT	DSBGA	YFF	4	250	180.0	8.4	0.89	1.26	0.69	4.0	8.0	Q1



### \*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS72710DSER	WSON	DSE	6	3000	203.0	203.0	35.0



### **PACKAGE MATERIALS INFORMATION**

www.ti.com 30-Aug-2012


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS72710DSET	WSON	DSE	6	250	203.0	203.0	35.0
TPS72711YFFR	DSBGA	YFF	4	3000	210.0	185.0	35.0
TPS72711YFFT	DSBGA	YFF	4	250	210.0	185.0	35.0
TPS72715DSER	WSON	DSE	6	3000	203.0	203.0	35.0
TPS72715DSET	WSON	DSE	6	250	203.0	203.0	35.0
TPS72715YFFR	DSBGA	YFF	4	3000	210.0	185.0	35.0
TPS72715YFFT	DSBGA	YFF	4	250	210.0	185.0	35.0
TPS727185YFFR	DSBGA	YFF	4	3000	210.0	185.0	35.0
TPS727185YFFT	DSBGA	YFF	4	250	210.0	185.0	35.0
TPS72718DSER	WSON	DSE	6	3000	203.0	203.0	35.0
TPS72718DSET	WSON	DSE	6	250	203.0	203.0	35.0
TPS72718YFFR	DSBGA	YFF	4	3000	210.0	185.0	35.0
TPS72718YFFT	DSBGA	YFF	4	250	210.0	185.0	35.0
TPS72719YFFR	DSBGA	YFF	4	3000	210.0	185.0	35.0
TPS72719YFFT	DSBGA	YFF	4	250	210.0	185.0	35.0
TPS72725DSER	WSON	DSE	6	3000	203.0	203.0	35.0
TPS72725DSET	WSON	DSE	6	250	203.0	203.0	35.0
TPS72727DSER	WSON	DSE	6	3000	203.0	203.0	35.0
TPS72727DSET	WSON	DSE	6	250	203.0	203.0	35.0
TPS727285DSER	WSON	DSE	6	3000	203.0	203.0	35.0
TPS727285DSET	WSON	DSE	6	250	203.0	203.0	35.0
TPS72728DSER	WSON	DSE	6	3000	203.0	203.0	35.0
TPS72728DSET	WSON	DSE	6	250	203.0	203.0	35.0
TPS72728YFFR	DSBGA	YFF	4	3000	210.0	185.0	35.0
TPS72728YFFT	DSBGA	YFF	4	250	210.0	185.0	35.0
TPS72730DSER	WSON	DSE	6	3000	203.0	203.0	35.0
TPS72730DSET	WSON	DSE	6	250	203.0	203.0	35.0
TPS72730YFFR	DSBGA	YFF	4	3000	210.0	185.0	35.0
TPS72730YFFT	DSBGA	YFF	4	250	210.0	185.0	35.0
TPS72733DSER	WSON	DSE	6	3000	203.0	203.0	35.0
TPS72733DSET	WSON	DSE	6	250	203.0	203.0	35.0
TPS72733YFFR	DSBGA	YFF	4	3000	210.0	185.0	35.0
TPS72733YFFT	DSBGA	YFF	4	250	210.0	185.0	35.0



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Small Outline No-Lead (SON) package configuration.
- D. This package is lead-free.





- All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994. NOTES:
  - B. This drawing is subject to change without notice. C. NanoFree™ package configuration.

  - The package size (Dimension D and E) of a particular device is specified in the device Product Data Sheet version of this drawing, in case it cannot be found in the product data sheet please contact a local TI representative.
  - Reference Product Data Sheet for array population. 2 x 2 matrix pattern is shown for illustration only.
  - F. This package contains Pb-free balls.

NanoFree is a trademark of Texas Instruments

#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components which meet ISO/TS16949 requirements, mainly for automotive use. Components which have not been so designated are neither designed nor intended for automotive use; and TI will not be responsible for any failure of such components to meet such requirements.

#### Products Applications

Audio Automotive and Transportation www.ti.com/automotive www.ti.com/audio **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers DI P® Products Consumer Electronics www.dlp.com www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy

Clocks and Timers www.ti.com/clocks Industrial www.ti.com/medical Interface interface.ti.com Medical www.ti.com/security

Power Mgmt <u>power.ti.com</u> Space, Avionics and Defense <u>www.ti.com/space-avionics-defense</u>

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>