

ML610Q304

8-bit Microcontroller with Voice Output Function

■ GENERAL DESCRIPTION

Equipped with a 8-bit CPU nX-U8/100, the ML610Q304 is a high-performance 8-bit CMOS microcontroller that integrates a wide variety of peripherals such as timer, synchronous serial port, and voice output function. The nX-U8/100 CPU is capable of executing instructions efficiently on a one-instruction-per-clock-pulse basis through parallel processing by the 3-stage pipelined architecture. The ML610Q304 is also equipped with a flash memory that has achieved low voltage and low power consumption (at read) equivalent to mask ROMs, so it is best suited to battery-driven applications such as alarm and portable devices. In addition, it has an on-chip debugging function, which allows software debugging/rewriting with the LSI mounted on the board.

■ FEATURES

•CPU

- 8-bit RISC CPU (CPU name: nX-U8/100)
- Instruction system: 16-bit instructions
- Instruction set: Transfer, arithmetic operations, comparison, logic operations, multiplication/division, bit manipulations, bit logic operations, jump, conditional jump, call return stack manipulations, arithmetic shift, and so on
- On-Chip debug function
- Minimum instruction execution time
 Approx 30.5 μ s (@32.768kHz system clock)
 Approx 0.244 μ s (@4.096 MHz system clock)@V_{DD}=2.0 to 5.5V
 Approx 0.122 μ s (@8.192 MHz system clock)@V_{DD}=2.2 to 5.5V

•Internal memory

- Has 96-Kbyte flash ROM(48K \times 16-bits) built in. (1 K byte of test domain that it cannot be used is included)
- Has 2-Kbyte flash ROM built in. (area in which self rewriting is possible (512byte \times 4))
- Internal 1Kbyte RAM (1K \times 8 bits)

•Interrupt controller

- 2 non-maskable interrupt sources (Internal source: 1, External source: 1)
- 24 maskable interrupt sources (Internal source: 16, External source: 8)

•Time base counter

- Low-speed time base counter \times 1 channel
- High-speed time base counter \times 1 channel

•Watchdog timer

- Generates a non-maskable interrupt upon the first overflow and a system reset occurs upon the second
- Free running
- Overflow period: 4 types selectable (125ms, 500ms, 2s, and 8s)

•Timers

- 8 bits \times 4ch (16-bit configuration available)

•Voice output function

- Voice synthesis method: 4-bit ADPCM2 / non-linear PCM / straight 8-bit PCM / straight 16-bit PCM
- Sampling frequency: 8/16/32 kHz; 10.7/21.3 kHz; 6.4/12.8/25.6 kHz



- Successive approximation type A/D converter
 - 10-bit A/D converter
 - Input: 3ch (ch0-2: External input)
 - Conversion time: 24.4 μ s per channel at 4.096MHz $V_{DD} \geq 2.2V$
 - Conversion time: 12.2 μ s per channel at 8.192MHz $V_{DD} \geq 2.5V$

- Synchronous serial port
 - 2ch
 - Master/slave selectable
 - LSB first/MSB first selectable
 - 8-bit length/16-bit length selectable

- UART
 - Half-duplex \times 1ch
 - TXD/RXD
 - Bit length, parity/no parity, odd parity/even parity, 1 stop bit/2 stop bits
 - Positive logic/negative logic selectable
 - Built-in baud rate generator

- I²C bus interface
 - Slave function and Master function
 - Fast mode (400 kbps), standard mode (100 kbps)

- General-purpose ports
 - Input-only port \times 1ch
 - Output-only port \times 3ch (including secondary functions)
 - Input/output \times 11ch (including secondary functions)(P40 to P42 uses also as an A/D converter input port.)

- Speaker amplifier(D-class) output power
 - 1.0W(at 5.0V)/0.45W(at 3.0V)
 - Disconnection detection circuit
 - Speaker pin short detection circuit
 - PLL oscillation stop detection reset

- Reset
 - Reset through the RESET_N pin
 - Power-on reset generation when powered on
 - Reset by the watchdog timer (WDT) overflow
 - PLL oscillation stop detection reset

- Clock
 - Low-speed clock
 - Built-in RC oscillation (32.768 kHz)
 - High-speed clock
 - Built-in PLL oscillation (4.096MHz, 8.192MHz, etc)

•Power management

- STOP mode: Stop of oscillation (Operations of CPU and peripheral circuits are stopped.)
- HALT mode: Instruction execution by CPU is suspended (peripheral circuits are in operating states).
- Clock gear: The frequency of high-speed system clock can be changed by software (1/1, 1/2, 1/4, or 1/8 of the oscillation clock)
- Block control function: Operation of an intact functional block circuit is powerd down. (register reset and clock stop)

•Shipment


- 28-pin QFN
ML610Q304-xxxGD (blank product: ML610Q304-NNNGD)
xxx: ROM code number

•Guaranteed operating range

- Operating temperature: -40°C to 85°C
- Operating voltage: $V_{\text{DD}} = 2.0\text{V}$ to 5.5V , $SPV_{\text{DD}} = 2.0\text{V}$ to 5.5V

■ BLOCK DIAGRAM

Figure 1 is a block diagram of the ML610Q304.




- * : Secondary or tertiary function
- *1: I/O port or A/D converter input terminal

Figure 1-1 Block Diagram of ML610Q304

■ PIN CONFIGURATION

- ML610Q304 QFN package product (Top View)



(NC): No Connection

Figure 1-2 Pin Layout of ML610Q304 Package

■ LIST OF PINS

In the I/O column, “—” denotes an input pin (for primary functions only), “I” an input pin, “O” an output pin, and “I/O” an input/output pin.

PAD No	Primary function			Secondary function			Tertiary function		
	Pin name	I/O	Description	Pin name	I/O	Description	Pin name	I/O	Description
12	SPP	O	Positive output pin of the built-in speaker amplifier	—	—	—	—	—	—
13	SPM	O	Negative output pin of the built-in speaker amplifier	—	—	—	—	—	—
15	SPV _{SS}	—	Negative power supply pin for built-in speaker amplifier	—	—	—	—	—	—
16	SPV _{DD}	—	Positive power supply pin for built-in speaker amplifier	—	—	—	—	—	—
3	V _{SS}	—	Negative power supply pin	—	—	—	—	—	—
19	V _{SS}	—	Negative power supply pin	—	—	—	—	—	—
20	V _{DDL}	—	Power supply for internal logic (internally generated)	—	—	—	—	—	—
21	V _{DD}	—	Positive power supply pin	—	—	—	—	—	—
25	V _{REF}	—	Reference power supply pin for successive-approximation type ADC	—	—	—	—	—	—
11	RESET_N	I	Reset input pin	—	—	—	—	—	—
8	TEST0	I/O	Input/output pin for testing	—	—	—	—	—	—
7	TEST1_N	I	Input pin for testing	—	—	—	—	—	—
28	NMI	I	Input port, non-maskable interrupt	—	—	—	—	—	—
4	P20/LED0	O	Output port / LED port	LSCLK	O	Low-speed clock output	—	—	—
2	P21/LED1	O	Output port / LED port	OUTCLK	O	high-speed clock output	—	—	—
1	P22/LED2	O	Output port / LED port	—	—	—	—	—	—
24	P40/AIN0	I/O	Input port/Output port /Successive-approximation type ADC input	—	—	—	SIN0	I	SSIO0 data input
23	P41/AIN1	I/O	Input port/Output port /Successive-approximation type ADC input	—	—	—	SCK0	I/O	SSIO0 synchronous clock input/output
22	P42/AIN2	I/O	Input port/Output port /Successive-approximation type ADC input	—	—	—	SOUT0	O	SSIO0 data output
5	P80/EXIO	I/O	Input port/Output port / External interrupt	SDA	I/O	I ² C synchronous data input/output	SIN0	I	SSIO0 data input

PAD No	Primary function			Secondary function			Tertiary function		
	Pin name	I/O	Description	Pin name	I/O	Description	Pin name	I/O	Description
6	P81/EX11	I/O	Input port/Output port / External interrupt	SCL	I/O	I ² C synchronous clock input/output	SCK0	I/O	SSIO0 synchronous clock input/output
9	P82/EX12	I/O	Input port/Output port / External interrupt	—	—	—	SOUT0	O	SSIO0 data output
10	P83/EX13	I/O	Input port/Output port / External interrupt	—	—	—	—	—	—
17	P84/EX14	I/O	Input port/Output port / External interrupt	—	—	—	SIN1	I	SSIO1 data input
18	P85/EX15	I/O	Input port/Output port / External interrupt	—	—	—	SCK1	I/O	SSIO1 synchronous clock input/output
26	P86/EX16	I/O	Input port/Output port / External interrupt	RXD0	I	UART0 data input	SOUT1	O	SSIO1 data output
27	P87/EX17	I/O	Input port/Output port / External interrupt	TXD0	O	UART0 data output	—	—	—

Note:

The function which is not chosen is lost when either a secondary function or a tertiary function is chosen. However, when using it as an input, read-out of an input data is possible at a PnD

■ PIN DESCRIPTION

In the I/O column, “—” denotes an input pin, “I” an input pin, “O” an output pin, and “I/O” an input/output pin.

Pin name	I/O	Description	Primary/ Secondary/ Tertiary	Logic
Power supply				
V _{SS}	—	Negative power supply pin	—	—
V _{DD}	—	Positive power supply pin	—	—
V _{DDL}	—	Positive power supply pin for internal logic (internally generated)	—	—
SPV _{SS}	—	Negative power supply pin for built-in speaker amplifier	—	—
SPV _{DD}	—	Positive power supply pin for built-in speaker amplifier	—	—
V _{REF}	—	Reference power supply pin for successive-approximation type ADC	—	—
Test				
TEST0	I/O	Input/output pin for testing. Has a pull-down resistor built in.	—	Positive
TEST1_N	I	Input pin for testing. Has a pull-up resistor built in.	—	Negative
System				
RESET_N	I	Reset input pin. When this pin is set to a “L” level, the device is placed in system reset mode and the internal circuit is initialized. If after that this pin is set to a “H” level, program execution starts. This pin has a pull-up resistor built in.	—	Negative
LSCLK	O	Low-speed clock output. This function is allocated to the secondary function of the P20 pin.	Secondary	—
OUTCLK	O	High-speed clock output. This function is allocated to the secondary function of the P21 pin.	Secondary	—
General-purpose Output port				
P20 to P22	O	General-purpose output ports. Provided with a secondary function. Cannot be used as ports if their secondary function is used.	Primary	Positive
General-purpose Input/output port				
P40 to P42	I/O	General-purpose input/output ports. Provided with a tertiary function. Cannot be used as ports if their tertiary function is used.	Primary	Positive
P80 to P87	I/O	General-purpose input/output ports. Provided with a secondary function or a tertiary function. Cannot be used as ports if their secondary function or tertiary function is used.	Primary	Positive

Pin name	I/O	Description	Primary/ Secondary/ Tertiary	Logic
Synchronous serial (SSIO)				
SIN0	I	Synchronous serial data input pin. Allocated to the tertiary function of the P40 pin and P80 pin.	Tertiary	Positive
SCK0	I/O	Synchronous serial clock input/output pin. Allocated to the tertiary function of the P41 pin and P81 pin.	Tertiary	—
SOUT0	O	Synchronous serial data output pin. Allocated to the tertiary function of the P42 pin and P82 pin.	Tertiary	Positive
SIN1	I	Synchronous serial data input pin. Allocated to the tertiary function of the P84 pin.	Tertiary	Positive
SCK1	I/O	Synchronous serial clock input/output pin. Allocated to the tertiary function of the P85 pin.	Tertiary	—
SOUT1	O	Synchronous serial data output pin. Allocated to the tertiary function of the P86 pin.	Tertiary	Positive
I ² C bus interface				
SDA	I/O	I ² C data input/output pin. This pin is used as the secondary function of the P80 pin. This pin has an NMOS open drain output. When using this pin as a function of the I ² C, externally connect a pull-up resistor.	Secondary	Positive
SCL	I/O	I ² C clock output pin. This pin is used as the secondary function of the P81 pin. This pin has an NMOS open drain output. When using this pin as a function of the I ² C, externally connect a pull-up resistor.	Secondary	Positive
UART				
TXD0	O	UART0 data output pin. Allocated to the secondary function of the P87 pin.	Secondary	Positive
RXD0	I	UART0 data input pin. Allocated to the the secondary function of the P86 pin.	Secondary	Positive
External interrupt				
NMI	I	External non-maskable interrupt input pin. The interrupt occurs on both the rising and falling edges.	Primary	Positive/ Negative
EXI0 to 7	I	External maskable interrupt input pins. It is possible, for each bit, to specify whether the interrupt is enabled and select the interrupt edge by software. Allocated to the primary function of the P80 to P87 pins.	Primary	Positive/ Negative
LED drive				
LED0 to 2	O	Pins for LED driving. Allocated to the primary function of the P20 to P22 pins.	Primary	Positive/ Negative
Voice output function				
SPP	O	Positive output pin of the internal speaker amplifier.	—	—
SPM	O	Negative output pin of the internal speaker amplifier.	—	—
Successive-approximation type A/D converter				
AIN0 to 2	I	Analog inputs to Ch0 to Ch2 of the successive-approximation type A/D converter. Allocated to the primary function of the P40 to P42 pins.	Primary	Positive/ Negative

■ TERMINATION OF UNUSED PINS

● How to Terminate Unused Pins

Pin	Recommended pin termination
RESET_N	Open
TEST0	Open
TEST1_N	Open
V _{REF}	Connect to V _{DD}
P40 to P42 (AIN0 to AIN2)	Open
SPV _{DD}	Connect to V _{DD}
SPV _{SS}	Connect to V _{SS}
SPP	Open
SPM	Open
P20 to P22	Open
P80 to P87	Open
NMI	Open

Note:

For unused input ports or unused input/output ports, if the corresponding pins are configured as high-impedance inputs and left open, the supply current may become excessively large. Therefore, it is recommended to configure those pins as either inputs with a pull-down resistor/pull-up resistor or outputs.

■ ELECTRICAL CHARACTERISTICS

● Absolute Maximum Ratings

(V_{SS}= SPV_{SS}=0V)

Parameter	Symbol	Condition	Rating	Unit
Power supply voltage 1	V _{DD}	Ta=25°C	-0.3 to +7.0	V
Power supply voltage 2	SPV _{DD}	Ta=25°C	-0.3 to +7.0	V
Power supply voltage 3	V _{DDL}	Ta=25°C	-0.3 to +3.6	V
Reference supply voltage	V _{REF}	Ta=25°C	-0.3 to V _{DD} +0.3	V
Input voltage	V _{IN}	Ta=25°C	-0.3 to V _{DD} +0.3	V
Output voltage	V _{OUT}	Ta=25°C	-0.3 to V _{DD} +0.3	V
Output current 1	I _{OUT1}	Port 4,8, Ta=25°C	-12 to +11	mA
Output current 2	I _{OUT2}	Port 2, Ta=25°C	-12 to +20	mA
Power dissipation	PD	Ta=25°C	1.0	W
Storage temperature	T _{STG}	—	-55 to +150	°C

● Recommended Operating Conditions

(V_{SS}= SPV_{SS}=0V)

Parameter	Symbol	Condition	Range	Unit
Operating temperature	T _{OP}	—	-40 to +85	°C
Operating voltage	V _{DD}	—	2.0 to 5.5	V
	SPV _{DD}	—	2.0 to 5.5	
Reference supply voltage	V _{REF}	—	2.2 to V _{DD}	V
Operating frequency (CPU)	f _{OP}	V _{DD} = 2.0 to 5.5V	27k to 4.2M	Hz
		V _{DD} = 2.2 to 5.5V	4.2M to 8.4M	
Capacitor externally connected to V _{DDL} pin	C _L	—	10±30%	μF

●Operating Conditions of Flash Memory

(V_{SS}= SPV_{SS}=0V)

Parameter	Symbol	Condition	Range	Unit
Operating temperature	T _{OP}	At write/erase (Data flash area)	-40 to +85	°C
		At write/erase (Program code area)	0 to +40	
Operating voltage	V _{DD}	At write/erase	2.2 to 5.5	V
Maximum rewrite count	C _{EPD}	Data flash area(512Byte x 4)	6,000	cycles
	C _{EPP}	Program code area	100	
Write cycles	Y _{DR}	—	10	years

●DC Characteristics (1 of 5)

(V_{DD}= 2.0 to 5.5V, SPV_{DD}=2.0 to 5.5V, V_{SS}= SPV_{SS}=0V, Ta=-40 to +85°C, unless otherwise specified) (1/5)

Parameter	Symbol	Condition	Rating			Unit	Measuring circuit
			Min.	Typ.	Max.		
High-speed oscillation start time	T _{XTH}	—	—	1.0	3.0	ms	1
Built-in RC oscillation frequency	f _{LCR}	Ta = -10 to +50°C	Typ -1.5%	32.768	Typ +1.5%	kHz	
		Ta = -40 to +85°C	Typ -3.0%		Typ +3.0%		
Source oscillation frequency	f _{HPLL}	Ta = -10 to +50°C	Typ -1.5%	4.098 or 8.192	Typ +1.5%	MHz	
		Ta = -40 to +85°C	Typ -3.0%		Typ +3.0%		

●DC Characteristics (2 of 5)

(V_{DD}= 2.0 to 5.5V, SPV_{DD}=2.0 to 5.5V, V_{SS}= SPV_{SS}=0V, Ta=-40 to +85°C, unless otherwise specified) (2/5)

Parameter	Symbol	Condition	Rating			Unit
			Min.	Typ.	Max.	
SPM, SPP output load resistance	R _{LSP}	—	8	—	—	Ω
Speaker amp output power	P _{SPO1}	SPV _{DD} =3.0V, f=1kHz R _{SPO} =8Ω, THD≥10%	—	0.45	—	W
	P _{SPO2}	SPV _{DD} =5.0V, f=1kHz R _{SPO} =8Ω, THD≥10%	—	1.0	—	W

●DC Characteristics (3 of 5)

(V_{DD}= 2.0 to 5.5V, SPV_{DD}=2.0 to 5.5V, V_{SS}= SPV_{SS}=0V, Ta=-40 to +85°C, unless otherwise specified) (3/5)

Parameter	Symbol	Condition	Rating			Unit	Measuring circuit	
			Min.	Typ.	Max.			
Supply current 1	IDD1	CPU: In STOP state. high-speed oscillation: stopped	Ta ≤ +50°C	—	0.5	3.0	μA	
			Ta ≤ +85°C	—	0.5	8.0		
Supply current 2	IDD2	CPU: In HALT state (LTBC,WDT: Operating) High-speed oscillation: Stopped	Ta ≤ +50°C	—	2.7	5.0		
			Ta ≤ +85°C	—	2.7	10		
Supply current 3	IDD3	CPU: Running at 32.768 kHz* ¹ High-speed oscillation: Stopped	—	20	30			
Supply current 4	IDD4	CPU: Running at 4.096MHz CR oscillating mode	V _{DD} =SPV _{DD} = 3.0V	—	3.0	5.0		mA
			V _{DD} =SPV _{DD} = 5.0V	—	3.0	5.0		
		CPU: Running at 8.192MHz CR oscillating mode	V _{DD} =SPV _{DD} = 3.0V	—	4.0	6.0		
			V _{DD} =SPV _{DD} = 5.0V	—	4.0	6.0		
Supply current 5	IDD5	CPU: Running at 4.096MHz CR oscillating mode During voice playback of 1KHz,0db,SIN-wave (no output load)	V _{DD} =SPV _{DD} = 3.0V	—	4.0	7.0		
			V _{DD} =SPV _{DD} = 5.0V	—	6.0	10		
		CPU: Running at 8.192MHz CR oscillating mode During voice playback of 1KHz,0db,SIN-wave (no output load)	V _{DD} =SPV _{DD} = 3.0V	—	5.0	8.0		
			V _{DD} =SPV _{DD} = 5.0V	—	7.0	11		

*1: Case when the CPU operating rate is 100% (no HALT state).

●DC Characteristics (4 of 5)

(V_{DD}= 2.0 to 5.5V, SPV_{DD}=2.0 to 5.5V, V_{SS}= SPV_{SS}=0V, Ta=-40 to +85°C, unless otherwise specified) (4/5)


Parameter	Symbol	Condition	Rating			Unit	Measuring circuit		
			Min.	Typ.	Max.				
Output voltage 1 (P20 to P22) (P40 to P42) (P80 to P87)	VOH1	IOH1=-0.5mA	V _{DD} -0.5	—	—	V	2		
	VOL1	IOL1=+0.5mA	—	—	0.5				
Output voltage 2 (P20 to P22)	VOL2	(when LED drive mode is selected)	IOL2=+5mA V _{DD} ≥2.2V	—	—			0.5	
			IOL2=+8mA V _{DD} ≥2.3V	—	—			0.5	
Output voltage 3 (P80 to P81)	VOL3	IOL3=+3mA (I ² C bus input/output mode)	—	—	0.4			μA	3
Output leakage (P20 to P22) (P40 to P42) (P80 to P87)	IOOH	VOH=V _{DD} (in high-impedance state)	—	—	1.0				
	IOOL	VOL=V _{SS} (in high-impedance state)	-1.0	—	—				
Input current 1 (RESET_N) (TEST1_N)	I _{IH} 1	V _{IH} 1=V _{DD}	0	—	1.0	μA	4		
	I _{IL} 1	V _{IL} 1=V _{SS}	-1500	-300	-20				
Input current 2 (NMI) (P40 to P42) (P80 to P87)	I _{IH} 2	V _{IH} 2=V _{DD} (when pulled-down)	2	30	250				
	I _{IL} 2	V _{IL} 2=V _{SS} (when pulled-up)	-250	-30	-2				
	I _{IH} 2Z	V _{IH} 2=V _{DD} (in high-impedance state)	—	—	1.0				
	I _{IL} 2Z	V _{IL} 2=V _{SS} (in high-impedance state)	-1.0	—	—				
Input current 3 (TEST0)	I _{IH} 3	V _{IH} 3=V _{DD}	20	300	1500				
	I _{IL} 3	V _{IL} 3=V _{SS}	-1.0	—	—				

●DC Characteristics (5 of 5)

($V_{DD}=2.0$ to $5.5V$, $SPV_{DD}=2.0$ to $5.5V$, $V_{SS}=SPV_{SS}=0V$, $T_a=-40$ to $+85^{\circ}C$, unless otherwise specified) (5/5)


Parameter	Symbol	Condition	Rating			Unit	Measuring circuit
			Min.	Typ.	Max.		
Input voltage 1 (RESET_N) (TEST0) (TEST1_N) (NMI) (P40 to P42) (P80 to P87)	VIH1	—	$0.7 \times V_{DD}$	—	V_{DD}	V	5
	VIL1	—	0	—	$0.3 \times V_{DD}$		
Hysteresis width (RESET_N) (TEST0) (TEST1_N) (NMI) (P40 to P42) (P80 to P87)	ΔVT	—	$0.05 \times V_{DD}$	—	$0.4 \times V_{DD}$		
Input pin capacitance (NMI) (P40 to P42) (P80 to P87)	CIN	f=10kHz $V_{rms}=50mV$ $T_a=25^{\circ}C$	—	—	10	pF	—

●Hysteresis Width




● Measuring Circuits

• Measuring circuit 1




• Measuring circuit 2



(* 1) Input logic circuit to determine the specified measuring conditions.


(* 2) Measured at the specified output pins.

• Measuring circuit 3




(* 1) Input logic circuit to determine the specified measuring conditions.
 (* 2) Measured at the specified output pins.

• Measuring circuit 4



(* 3) Measured at the specified output pins.

• Measuring circuit 5





(* 1) Input logic circuit to determine the specified measuring conditions.

●AC Characteristics (Reset)

•Reset

($V_{DD}= 2.0$ to $5.5V$, $SPV_{DD}=2.0$ to $5.5V$, $V_{SS}= SPV_{SS}=0V$, $T_a=-40$ to $+85^{\circ}C$, unless otherwise specified)


Parameter	Symbol	Condition	Rating			Unit	Measuring circuit
			Min.	Typ.	Max.		
Time until it starts SPVDD after starting VDD	t_{VDD}	—	0	—	—	ns	1
Reset pulse width	P_{RST}	—	100	—	—	μs	
Reset noise elimination pulse width	P_{NRST}	—	—	—	0.4	μs	
Power-on reset activation power rise time	T_{POR}	—	—	—	10	ms	



•AC Characteristics (Oscillation stable time after STOP release)

($V_{DD}= 2.0$ to $5.5V$, $SPV_{DD}=2.0$ to $5.5V$, $V_{SS}= SPV_{SS}=0V$, $T_a=-40$ to $+85^{\circ}C$, unless otherwise specified)


Parameter	Symbol	Condition	Rating			Unit
			Min.	Typ.	Max.	
Oscillation stable time after STOP release	T_{PUP1}	—	2	—	—	ms



•AC Characteristics (External Interrupt)

($V_{DD}= 2.0$ to $5.5V$, $SPV_{DD}=2.0$ to $5.5V$, $V_{SS}= SPV_{SS}=0V$, $T_a=-40$ to $+85^{\circ}C$, unless otherwise specified)

Parameter	Symbol	Condition	Rating			Unit
			Min.	Typ.	Max.	
External interrupt disable period	T_{NUL}	Interrupt: Enabled (MIE=1) CPU: NOP operation	$2.5 \times \text{sysclk}$	—	$3.5 \times \text{sysclk}$	μs




•AC Characteristics (Synchronous Serial Port)

($V_{DD}=2.0$ to $5.5V$, $SPV_{DD}=2.0$ to $5.5V$, $V_{SS}=SPV_{SS}=0V$, $T_a=-40$ to $+85^{\circ}C$, unless otherwise specified)

Parameter	Symbol	Condition	Rating			Unit
			Min.	Typ.	Max.	
SCLK input cycle (slave mode)	t_{SCYC}	When high-speed oscillation is not active	10	—	—	μs
		When high-speed oscillation is active	500	—	—	ns
SCLK output cycle (master mode)	t_{SCYC}	$V_{DD} \geq 2.4V$	—	4	—	MHz
		$V_{DD} \geq 2.0V$	—	2	—	
SCLK input pulse width (slave mode)	t_{SW}	When high-speed oscillation is not active	4	—	—	μs
		When high-speed oscillation is active	200	—	—	ns
SCLK output pulse width (master mode)	t_{SW}	—	$SCLK^{*1} \times 0.4$	$SCLK^{*1} \times 0.5$	$SCLK^{*1} \times 0.6$	s
SOUT output delay time (slave mode)	t_{SD}	—	—	—	180	ns
SOUT output delay time (master mode)	t_{SD}	—	—	—	80	ns
SIN input setup time (slave mode)	t_{SS}	—	50	—	—	ns
SIN input hold time	t_{SH}	—	50	—	—	ns

*1: Clock period selected with S0CK3–0 of the serial port 0 mode register (SIO0MOD1)



*: Indicates the secondary function of the port.

•AC Characteristics (I²C Bus Interface: Standard Mode 100kHz)


(V_{DD}= 2.0 to 5.5V, SPV_{DD}=2.0 to 5.5V, V_{SS}= SPV_{SS}=0V, Ta=−40 to +85°C, unless otherwise specified)

Parameter	Symbol	Condition	Rating			Unit
			Min.	Typ.	Max.	
SCL clock frequency	f _{SCL}	—	0	—	100	kHz
SCL hold time (start/restart condition)	t _{HD:STA}	—	4.0	—	—	μs
SCL "L" level time	t _{LOW}	—	4.7	—	—	μs
SCL "H" level time	t _{HIGH}	—	4.0	—	—	μs
SCL setup time (restart condition)	t _{SU:STA}	—	4.7	—	—	μs
SDA hold time	t _{HD:DAT}	—	0	—	—	μs
SDA setup time	t _{SU:DAT}	—	0.25	—	—	μs
SDA setup time (stop condition)	t _{SU:STO}	—	4.0	—	—	μs
Bus-free time	t _{BUF}	—	4.7	—	—	μs

•AC Characteristics (I²C Bus Interface: Fast Mode 400kHz)

(V_{DD}= 2.0 to 5.5V, SPV_{DD}=2.0 to 5.5V, V_{SS}= SPV_{SS}=0V, Ta=−40 to +85°C, unless otherwise specified)

Parameter	Symbol	Condition	Rating			Unit
			Min.	Typ.	Max.	
SCL clock frequency	f _{SCL}	—	0	—	400	kHz
SCL hold time (start/restart condition)	t _{HD:STA}	—	0.6	—	—	μs
SCL "L" level time	t _{LOW}	—	1.3	—	—	μs
SCL "H" level time	t _{HIGH}	—	0.6	—	—	μs
SCL setup time (restart condition)	t _{SU:STA}	—	0.6	—	—	μs
SDA hold time	t _{HD:DAT}	—	0	—	—	μs
SDA setup time	t _{SU:DAT}	—	0.1	—	—	μs
SDA setup time (stop condition)	t _{SU:STO}	—	0.6	—	—	μs
Bus-free time	t _{BUF}	—	1.3	—	—	μs




●Electrical Characteristics of Successive Approximation Type A/D Converter

($DV_{DD}=SPV_{DD}=2.2$ to $5.5V$, $V_{REF}=2.2$ to $5.5V$, $V_{SS}=SPV_{SS}=0V$, $T_a=-40$ to $+85^{\circ}C$, unless otherwise specified)


Parameter	Symbol	Condition	Rating			Unit
			Min.	Typ.	Max.	
Resolution	n	—	—	—	10	bit
Integral non-linearity error	IDL	$2.7V \leq V_{REF} \leq 5.5V$	-4	—	+4	LSB
		$2.2V \leq V_{REF} \leq 2.7V$	-5	—	+5	
Differential non-linearity error	DNL	$2.7V \leq V_{REF} \leq 5.5V$	-3	—	+3	
		$2.2V \leq V_{REF} \leq 2.7V$	-4	—	+4	
Zero-scale error	V_{OFF}	$R_I \leq 5k\Omega$	-4	—	+4	
Full-scale error	FSE	$R_I \leq 5k\Omega$	-4	—	+4	
Input impedance	R_I	—	—	—	5k	Ω
Reference supply voltage	V_{REF}	—	2.2	—	V_{DD}	V
Conversion time	t_{CONV}	HSCLK=4M to 8.4MHz	—	102	—	ϕ/CH

ϕ : Period of high-speed clock (HSCLK)




● Power-on/Shutdown Sequence

• When the power rise time is 10 ms or less




• When the power rise time is more than 10 ms




Recommended power-on/shutdown sequence

- ① Turn on V_{DD} and SPV_{DD} simultaneously, or turn on SPV_{DD} after turning on V_{DD} .
- ② Turn off V_{DD} and SPV_{DD} simultaneously, or turn off V_{DD} after turning on SPV_{DD} .

■ Example of Application Circuit



■ PACKAGE DIMENSIONS



[Unit:mm]

Notes for Mounting the Surface Mount Type Package

The surface mount type packages are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact our responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).


The heat resistance (example) of this LSI is shown below. Heat resistance (θ Ja) changes with the size and the number of layers of a substrate.

PCB	W/L/t=60 / 62 / 1.6 (mm)
PCB Layer	1 Layers
Air cooling conditions	Calm (0m/sec)
Heat resistance (θ Ja)	56.6[°C/W] (back diepad contact)
Power consumption of Chip PMax	0.351[W]

TjMax of this LSI is 125°C. TjMax is expressed with the following formulas.

$$TjMax = TaMax + \theta Ja \times PMax$$

■ Figure of soldering department terminal existence range



Attention of the layout of a mounting board

Please take into consideration enough that there are not ease of a mounting, the reliability of contact, leading about of a wiring, and a solder bridge generate in the case of layout of the foot pattern of a mounting board.

The optimal layout of a foot pattern changes by the board quality of material, the solder paste category to be used, thickness, the soldering methodology, etc. Therefore, since the span where the terminator of this package may exist is shown as a "soldering part terminator extent drawing", please give as reference data of a foot pattern design.

■Revision History

Document No.	Date	Page		Description
		Previous Edition	Current Edition	
FEDL610Q304-01	Jul 16,2014	—	—	Final edition 1

NOTES

No copying or reproduction of this document, in part or in whole, is permitted without the consent of LAPIS Semiconductor Co., Ltd.

The content specified herein is subject to change for improvement without notice.

Examples of application circuits, circuit constants and any other information contained herein illustrate the standard usage and operations of the Products. The peripheral conditions must be taken into account when designing circuits for mass production.

Great care was taken in ensuring the accuracy of the information specified in this document. However, should you incur any damage arising from any inaccuracy or misprint of such information, LAPIS Semiconductor shall bear no responsibility for such damage.

The technical information specified herein is intended only to show the typical functions of and examples of application circuits for the Products. LAPIS Semiconductor does not grant you, explicitly or implicitly, any license to use or exercise intellectual property or other rights held by LAPIS Semiconductor and other parties. LAPIS Semiconductor shall bear no responsibility whatsoever for any dispute arising from the use of such technical information.

The Products specified in this document are intended to be used with general-use electronic equipment or devices (such as audio visual equipment, office-automation equipment, communication devices, electronic appliances and amusement devices).

The Products specified in this document are not designed to be radiation tolerant.

While LAPIS Semiconductor always makes efforts to enhance the quality and reliability of its Products, a Product may fail or malfunction for a variety of reasons.

Please be sure to implement in your equipment using the Products safety measures to guard against the possibility of physical injury, fire or any other damage caused in the event of the failure of any Product, such as derating, redundancy, fire control and fail-safe designs. LAPIS Semiconductor shall bear no responsibility whatsoever for your use of any Product outside of the prescribed scope or not in accordance with the instruction manual.

The Products are not designed or manufactured to be used with any equipment, device or system which requires an extremely high level of reliability the failure or malfunction of which may result in a direct threat to human life or create a risk of human injury (such as a medical instrument, transportation equipment, aerospace machinery, nuclear-reactor controller, fuel-controller or other safety device). LAPIS Semiconductor shall bear no responsibility in any way for use of any of the Products for the above special purposes. If a Product is intended to be used for any such special purpose, please contact a ROHM sales representative before purchasing.

If you intend to export or ship overseas any Product or technology specified herein that may be controlled under the Foreign Exchange and the Foreign Trade Law, you will be required to obtain a license or permit under the Law.

Copyright 2014 LAPIS Semiconductor Co., Ltd.

LAPIS Semiconductor Co.,Ltd.

2-4-8 Shinyokohama, Kouhoku-ku,
Yokohama 222-8575, Japan
<http://www.lapis-semi.com/en/>