




- ▼ Simple Drive Requirement
- ▼ Low On-resistance
- ▼ Full Bridge Application on
LCD Monitor Inverter
- ▼ RoHS Compliant




N-CH	BV_{DSS}	30V
	$R_{DS(ON)}$	35m Ω
	I_D	5.2A
P-CH	BV_{DSS}	-30V
	$R_{DS(ON)}$	72m Ω
	I_D	-3.5A

Description

Advanced Power MOSFETs from APEC provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The SO-8 package is widely preferred for commercial-industrial surface mount applications and suited for low voltage applications such as DC/DC converters.



Absolute Maximum Ratings

Symbol	Parameter	Rating		Units
		N-channel	P-channel	
V_{DS}	Drain-Source Voltage	30	-30	V
V_{GS}	Gate-Source Voltage	+20	+20	V
$I_D@T_A=25^{\circ}C$	Continuous Drain Current ³	5.2	-3.5	A
$I_D@T_A=70^{\circ}C$	Continuous Drain Current ³	4.1	-2.8	A
I_{DM}	Pulsed Drain Current ¹	20	-20	A
$P_D@T_A=25^{\circ}C$	Total Power Dissipation	1.38		W
T_{STG}	Storage Temperature Range	-55 to 150		$^{\circ}C$
T_J	Operating Junction Temperature Range	-55 to 150		$^{\circ}C$

Thermal Data

Symbol	Parameter	Value	Unit
Rthj-a	Maximum Thermal Resistance, Junction-ambient ³	90	$^{\circ}C/W$


N-CH Electrical Characteristics@T_j=25°C(unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =250uA	30	-	-	V
R _{DS(ON)}	Static Drain-Source On-Resistance ²	V _{GS} =10V, I _D =5A	-	-	35	mΩ
		V _{GS} =4.5V, I _D =3A	-	-	60	mΩ
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =250uA	1	-	3	V
g _{fs}	Forward Transconductance	V _{DS} =10V, I _D =5A	-	10	-	S
I _{DSS}	Drain-Source Leakage Current	V _{DS} =24V, V _{GS} =0V	-	-	1	uA
I _{GSS}	Gate-Source Leakage	V _{GS} =±20V, V _{DS} =0V	-	-	±100	nA
Q _g	Total Gate Charge ²	I _D =5A	-	6.3	10	nC
Q _{gs}	Gate-Source Charge	V _{DS} =15V	-	1.5	-	nC
Q _{gd}	Gate-Drain ("Miller") Charge	V _{GS} =4.5V	-	3.5	-	nC
t _{d(on)}	Turn-on Delay Time ²	V _{DS} =15V	-	6	-	ns
t _r	Rise Time	I _D =1A	-	7	-	ns
t _{d(off)}	Turn-off Delay Time	R _G =3.3Ω	-	15	-	ns
t _f	Fall Time	V _{GS} =10V	-	5	-	ns
C _{iss}	Input Capacitance	V _{GS} =0V	-	420	670	pF
C _{oss}	Output Capacitance	V _{DS} =25V	-	120	-	pF
C _{rss}	Reverse Transfer Capacitance	f=1.0MHz	-	70	-	pF

Source-Drain Diode

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
V _{SD}	Forward On Voltage ²	I _S =1.2A, V _{GS} =0V	-	-	1.2	V
t _{rr}	Reverse Recovery Time ²	I _S =5A, V _{GS} =0V	-	17	-	ns
Q _{rr}	Reverse Recovery Charge	di/dt=100A/μs	-	8	-	nC

**P-CH Electrical Characteristics@T_j=25°C(unless otherwise specified)**

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =-250uA	-30	-	-	V
R _{DS(ON)}	Static Drain-Source On-Resistance ²	V _{GS} =-10V, I _D =-3A	-	-	72	mΩ
		V _{GS} =-4.5V, I _D =-2A	-	-	100	mΩ
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =-250uA	-1	-	-3	V
g _{fs}	Forward Transconductance	V _{DS} =-10V, I _D =-3A	-	8	-	S
I _{DSS}	Drain-Source Leakage Current	V _{DS} =-24V, V _{GS} =0V	-	-	-1	uA
I _{GSS}	Gate-Source Leakage	V _{GS} =±20V, V _{DS} =0V	-	-	±100	nA
Q _g	Total Gate Charge ²	I _D =-3A	-	6.3	10	nC
Q _{gs}	Gate-Source Charge	V _{DS} =-15V	-	1.3	-	nC
Q _{gd}	Gate-Drain ("Miller") Charge	V _{GS} =-4.5V	-	3	-	nC
t _{d(on)}	Turn-on Delay Time ²	V _{DS} =-15V	-	5	-	ns
t _r	Rise Time	I _D =-1A	-	8	-	ns
t _{d(off)}	Turn-off Delay Time	R _G =3.3Ω	-	21	-	ns
t _f	Fall Time	V _{GS} =-10V	-	9	-	ns
C _{iss}	Input Capacitance	V _{GS} =0V	-	520	830	pF
C _{oss}	Output Capacitance	V _{DS} =-25V	-	120	-	pF
C _{rss}	Reverse Transfer Capacitance	f=1.0MHz	-	70	-	pF

Source-Drain Diode

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
V _{SD}	Forward On Voltage ²	I _S =-1.2A, V _{GS} =0V	-	-	-1.2	V
t _{rr}	Reverse Recovery Time ²	I _S =-3A, V _{GS} =0V,	-	18	-	ns
Q _{rr}	Reverse Recovery Charge	di/dt=100A/μs	-	11	-	nC

Notes:

1.Pulse width limited by Max. junction temperature.

2.Pulse test

3.Surface mounted on 1 in² copper pad of FR4 board , t ≤10sec ; 186 °C/W when mounted on Min. copper pad.

THIS PRODUCT IS SENSITIVE TO ELECTROSTATIC DISCHARGE, PLEASE HANDLE WITH CAUTION.

USE OF THIS PRODUCT AS A CRITICAL COMPONENT IN LIFE SUPPORT OR OTHER SIMILAR SYSTEMS IS NOT AUTHORIZED.

APEC DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

APEC RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN.



AP9930AGM

N-Channel




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. On-Resistance v.s. Gate Voltage




Fig 4. Normalized On-Resistance v.s. Junction Temperature




Fig 5. Forward Characteristic of Reverse Diode




Fig 6. Gate Threshold Voltage v.s. Junction Temperature



N-Channel




Fig 7. Gate Charge Characteristics




Fig 8. Typical Capacitance Characteristics




Fig 9. Maximum Safe Operating Area




Fig 10. Effective Transient Thermal Impedance




Fig 11. Switching Time Waveform




Fig 12. Gate Charge Waveform



AP9930AGM

P-Channel




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. On-Resistance v.s. Gate Voltage




Fig 4. Normalized On-Resistance v.s. Junction Temperature




Fig 5. Forward Characteristic of Reverse Diode




Fig 6. Gate Threshold Voltage v.s. Junction Temperature



P-Channel




Fig 7. Gate Charge Characteristics




Fig 8. Typical Capacitance Characteristics




Fig 9. Maximum Safe Operating Area




Fig 10. Effective Transient Thermal Impedance




Fig 11. Switching Time Waveform




Fig 12. Gate Charge Waveform