# SERIES UHP-400, UHP-400-1, AND UHP-500 POWER AND RELAY DRIVERS

#### **FEATURES**

- Inputs Compatible with DTL/TTL
- 500 mA Output Current-Sink Capability
- Pinning Compatible with 54/74 Logic Series
- Transient-Protected Outputs on Relay Drivers
- High-Voltage Output:


100 V Series UHP-500

70 V Series UHP-400-1


40 V Series UHP-400

SERIES UHP-400, UHP-400-1, and UHP-500 power and relay drivers are bipolar integrated circuits with logic and high-current switching transistors on the same chip. Each output transistor is capable of sinking 500 mA in the ON state.


UHI	P Part Nu	mbers	Function
400	400-1	500	Quad 2-Input AND
402	402-1	502	Quad 2-Input OR
403	403-1	503	Quad OR for Inductive Loads
406	406-1	506	Quad AND for Inductive Loads
407	407-1	507	Quad NAND for Inductive Loads
408	408-1	508	Quad 2-Input NAND
432	432-1	532	Quad 2-Input NOR
433	433-1	533	Quad NOR for Inductive Loads









UHP-402 UHP-402-1 UHP-502




UHP-403 UHP-403-1 UHP-503




UHP-406 UHP-406-1 UHP-506




UHP-407 UHP-407-1 UHP-507



UHP-408 UHP-408-1 UHP-508



UHP-432 UHP-432-1 UHP-532



UHP-433 UHP-433-1 UHP-533

#### **ABSOLUTE MAXIMUM RATINGS**

Supply Voltage, V <sub>CC</sub>
Output Off-State Voltage, V <sub>OFF</sub> Series UHP-400
******
Series UHP-400-1
Series UHP-500
Output On-State Sink Current, Ion (one driver)
(total package)
Suppression Diode Off-State Voltage, V <sub>R</sub>
Series UHP-400
Series UHP-400-1 70 V
Series UHP-500
Suppression Diode On-State Current, I <sub>F</sub>
Operating Free-Air Temperature Range, $T_A = -20^{\circ}\text{C}$ to $+85^{\circ}\text{C}$
Storage Temperature Range, T <sub>s</sub>

#### RECOMMENDED OPERATING CONDITIONS

	Min.	Nom.	Max.	Units
Supply Voltage (V <sub>cc</sub> )	4.75	5.0	5.25	٧
Operating Temperature Range	0	<b>-</b> ⊦ 25	+ 85	°C
Current into Any Output (ON State)	-	_	250	mA

#### SWITCHING CHARACTERISTICS at $T_A = \pm 25$ °C, $V_{cc} = 5.0 \text{ V}$

				Lir	nits	
Characteristic	Series	Test Conditions (Note 3)	Min.	Тур.	Max.	Units
Turn-On Delay Time	UHP-400	$V_s = 40 \text{ V}, R_L = 265\Omega (6 \text{ W})$		200	500	ns
$(t_{pd0})$	UHP-400-1	$V_s = 70 \text{ V}, R_L = 465\Omega (10 \text{ W})$	_	200	500	ns
	UHP-500	$V_{\rm s} = 100  \rm V,  R_{\rm L} = 670 \Omega  (15  \rm W)$	_	200	500	ns
Turn-Off Delay Time	UHP-400	$V_s = 40 \text{ V}, R_L = 265\Omega (6 \text{ W})$	_	300	750	ns
$(t_{pd1})$	UHP-400-1	$V_s = 70 \text{ V}, R_L = 465\Omega (10 \text{ W})$		300	750	ns
	UHP-500	$V_s = 100 \text{ V}, R_L = 670\Omega (15 \text{ W})$		300	750	ns

- NOTES:

  1. Each input tested separately.


  2. Voltage values shown in the test-circuit waveforms are with respect to network ground terminal.

  3.  $C_t = 15$  pF. Capacitance value specified includes probe and test fixture capacitance.

#### **INPUT PULSE CHARACTERISTICS**


$V_{in(0)} = 0 V$	$t_{\scriptscriptstyle f}=7.0~{\hbox{ns}}$	$t_p = 1.0  \mu s$
$V_{in(1)} = 3.5 \text{ V}$	t, = 14 ns	PRR = 500  kHz


# UHP-400, UHP-400-1, and UHP-500 **Quad 2-Input AND Power Drivers**




				Test Co	nditions			·Lin	nits	
Characteristic	Symbol	Applicable Devices	V <sub>cc</sub>	Driven Input	Other Input	Output	Min.	Тур.	Max.	Units
Output Reverse	I <sub>CEX</sub>	UHP-400	Min.	2.0 V	2.0 V	40 V	_	_	50	μA
Current		UHP-400-1	Min.	2.0 V	2.0 V	70 V			50	μΑ
		UHP-500	Min.	2.0 V	2.0 V	100 V			50	μΑ
Output Voltage	V <sub>CE(SAT)</sub>	All	Min.	0.8 V	4.75 V	150 mA			0.5	V
			Min.	0.8 V	4.75 V	250 mA			0.7	٧
Supply Current	CC(1)	All	Max.	5.0 V	5.0 V		_	4.0	6.0	mA
(Notes 1, 2 and 4)	I <sub>cc(0)</sub>	All	Max.	0 V	0 V			17.5	24.5	mA
Input Voltage	V <sub>IN(1)</sub>	All	Min.	_	_	_	2.0	_	_	٧
	V <sub>IN(0)</sub>	All	Min.		_				0.8	٧
Input Current	I <sub>IN(0)</sub>	All	Max.	0.4 V	4.5 V	_	_	<b>-</b> 0.55	- 0.8	mA
(Note 3)	1	All	Max.	2.4 V	0 V	_	_		40	μA
	IN(1)	חוו	Max.	5.5 V	0 V		_		1.0	mA


- Typical values at V<sub>cc</sub> = 5.0 V.
   Each gate.
   Each input tested separately.
   T<sub>A</sub> = +25°C.








# UHP-402, UHP-402-1, and UHP-502 **Quad 2-Input OR Power Drivers**




#### **ELECTRICAL CHARACTERISTICS** over operating temperature range (unless otherwise noted)

				Test Co	nditions			Lim	its	
Characteristic	1 ''	Applicable Devices	V <sub>cc</sub>	Driven Input	Other Input	Output	Min.	Тур.	Max.	Units
Output Reverse	I <sub>cex</sub>	UHP-402	Min.	2.0 V	0.0	40 V	_	_	50	μΑ
Current		UHP-402-1	-Min.	2.0 V	0.0	70 V	_		50	μΑ
		UHP-502	Min.	2.0 V	0 V	100 V	_		50	μΑ
Output Voltage	V <sub>CE(SAT)</sub>	All	Min.	V 8.0	0.8 V	150 mA	_		0.5	٧
			, Min,	0.8 V	0.8 V	250 mA	_		0.7	٧
Supply Current	1 <sub>CC(1)</sub>	All	Max.	5.0 V	5.0 V		_	4.1	6.3	mA
(Notes 1, 2 and 4)	I <sub>CC(0)</sub>	All	Max.	0 V	0 V	~_	_	18	25	mA
Input Voltage	V <sub>IN(1)</sub>	All	Min.		_	_	2.0	_	_	٧
	V <sub>IN(0)</sub>	All	Min.		_	_		_	0.8	٧
Input Current (Note 3)	I <sub>IN(0)</sub>	All	Max.	0.4 V	4.5 V		_	<b>- 0.55</b>	- 0.8	mA
		Ail	Max.	2.4 V	0.0		_		40	μА
	I <sub>IN(1)</sub>	All	Max.	5.5 V	0.0				1.0	mΑ


- 1. Typical values at  $V_{cc} = 5.0 \text{ V}$ .
- Typical values at V<sub>cc</sub> = 3.0 V
   Each gate.
   Each input tested separately.
   T<sub>A</sub> = +25°C.



\*Includes probe and test fixture capacitance.





# UHP-403, UHP-403-1, and UHP-503 **Quad OR Relay Drivers**




					<u> </u>		,			
				Test Co	nditions			Lin	nits	
Characteristic	Symbol	Applicable Devices	V <sub>cc</sub>	Driven Input	Other Input	Output	Min.	Тур.	Max.	Units
Output Reverse	I <sub>CEX</sub>	UHP-403	Min.	2.0 V	0.0	40 V	_		100	μA
Current		UHP-403-1	Min.	2.0 V	0.0	70 V			100	μΑ
		UHP-503	Min.	2.0 V	0.7	100 V	_		100	μΑ
Diode Leakage Current (Note 5)	l <sub>R</sub>	Ail	Nom.	0 V	0.0	Open	_	_	200	μA
Diode Forward Voltage Drop (Note 6)	V <sub>F</sub>	All	Nom.	5.0 V	5.0 V			1.5	1.75	٧
Output Voltage	V <sub>CE(SAT)</sub>	All	Min.	0.8 V	0.8 V	150 mA			0.5	٧
			Min.	V 8.0	0.8 V	250 mA	_		0.7	٧
Supply Current	l <sub>CC(1)</sub>	All	Max.	5.0 V	5.0 V	_	_	4.1	6.3	mA
(Notes 1, 2 and 4)	I <sub>CC(0)</sub>	All	Max.	0 V	0 V			18	25	mA
Input Voltage	V <sub>IN(1)</sub>	All	Min.		_		2.0		_	٧
	V <sub>IN(0)</sub>	All	Max.	_	_	_		_	0.8	٧
Input Current at All	l <sub>in(0)</sub>	Ail	Max.	. 0.4 V	4.5 V			- 0.55	- 0.8	mA
Inputs Except Strobe (Note 3)	I <sub>IN(2)</sub>	AII	Max.	2.4 V	0 V	_			40	μΑ
(Mote 2)	'IN(1)	nii	Max.	5.5 V	٥٧		_		1.0	mA
Input Current	i <sub>IN(0)</sub>	All	Max.	0.4 V	4.5 V		_	-1.1	-1.6	mA
at Strobe (Note 3)		All	Max.	2.4 V	0 V				100	μΑ
(NOTE 5)	I <sub>IN(1)</sub>	All	Max.	5.5 V	0 V		_		1.0	mA


- 1. Typical values at  $V_{cc}\,=\,5.0$  V.
  - 4.  $T_A = +25^{\circ}C$ .
- Each gate.
   Each input tested separately.
- T<sub>A</sub> = V<sub>orrowno</sub>.
   Diode leakage current measured at V<sub>R</sub> = V<sub>orrowno</sub>.
   Diode forward voltage drop measured at I<sub>F</sub> = 200 mA.








# UHP-406, UHP-406-1, and UHP-506 **Quad AND Relay Drivers**





				Test Co	nditions			Lim	nits	
Characteristic	Symbol	Applicable Devices	V <sub>cc</sub>	Driven Input	Other Input	Output	Min.	Тур.	Max.	Units
Output Reverse	I <sub>CEX</sub>	UHP-406	Min.	2.0 V	2.0 V	40 V	_	_	100	μΑ
Current		UHP-406-1	Min.	2.0 V	2.0 V	70 V	_		100	μΑ
		UHP-506	Min.	2.0 V	2.0 V	100 V		_	100	μΑ
Diode Leakage <sup>-</sup> Current (Note 5)	I <sub>R</sub>	All	Nom.	0 V	0 V	Open	-	_	200	μΑ
Diode Forward Voltage Drop (Note 6)	V <sub>F</sub>	All	Nom.	5.0 V	5.0 V	_	_	1.5	1.75	٧
Output Voltage	V <sub>CE(SAT)</sub>	All	Min.	0.8 V	4.75 V	150 mA		_	0.5	٧
			Min.	0.8 V	4,75 V	250 mA		_	0.7	٧
Supply Current	I <sub>CC(1)</sub>	All	Max.	5.0 V	5.0 V	_		4.0	6.0	πА
(Notes 1, 2 and 4)	l <sub>ce(0)</sub>	All	Max.	0 V	0 V	-		17.5	24.5	mA
Input Voltage	V <sub>IN(1)</sub>	All	Min.			_	2.0			٧
	V <sub>IN(O)</sub> ,	Ajl	Min.	_	_	<u> </u>		_	0.8	γ
Input Current at All	l <sub>iN(0)</sub>	All	Max.	0.4 V	4.5 V	_		<b>- 0.55</b>	<b>- 0.8</b>	mA
Inputs Except Strobe		All	Max.	2.4 V	0 V	_			40	μA
(Note 3)	I <sub>IN(1)</sub>	All	Max.	5.5 V	0 V				1.0	mA
Input Current	I <sub>IN(0)</sub>	All	Max.	0.4 V	4.5 V			-1.1	-1.6	mA
at Strobe		All	Max.	2.4 V	0 V		_		100	μΑ
(Note 3)	IN(1)	ΛII	Max.	5.5 V	0 V	_	_	_	1.0	mA

- 1. Typical values at  $V_{cc}=5.0\ V$ . 2. Each gate. 3. Each input tested separately.


- 4.  $T_A=+25^{\circ}\text{C}$ .
  5. Diode leakage current measured at  $V_R=V_{\text{org}(\text{Min})}$ .
  6. Diode forward voltage drop measured at  $I_F=200$  mA.







# UHP-407, UHP-407-1, and UHP-507 **Quad NAND Relay Drivers**





# **ELECTRICAL CHARACTERISTICS over operating temperature range (unless otherwise noted)**

'-				Test Co	nditions			Lin	nits	
Characteristic	Symbol	Applicable Devices	V <sub>cc</sub>	Driven Input	Other Input	Output	Min.	Тур.	Max.	Units
Output Reverse	I <sub>CEX</sub>	UHP-407	Min.	0.8 V	4.75 V	40 V	_		100	μΑ
Current		UHP-407-1	Min.	0.8 V	4.75 V	70 V			100	μΑ
		UHP-507	Min.	0.8 V	4.75 V	100 V			100	μΑ
Diode Leakage Current (Note 5)	I <sub>R</sub>	All	Nom.	5.0 V	5.0 V	Open	_		200	μΑ
Diode Forward Voltage Drop (Note 6)	V <sub>F</sub>	All	Nom.	0 V	0 V			1.5	1.75	V
Output Voltage	V <sub>CE(SAT)</sub>	All	Min.	2.0 V	2.0 V	150 mA			0.5	٧
			Min.	2.0 V	2.0 V	250 mA			0.7	٧
Supply Current	<sub>CC(1)</sub>	1IA	Max.	0 V	0 γ	-		6.0	7.5	mA
(Notes 1, 2 and 4)	l <sub>cc(0)</sub>	All	Max.	5.0 V	5.0 V			20	26.5	mA
Input Voltage	V <sub>IN(1)</sub>	All	Min.	<u> </u>	_	_	2.0		_	٧
	V <sub>IN(0)</sub>	All	Min.		<del>-</del>	_	_		0.8	٧
Input Current at Alf	1 <sub>1N(O)</sub>	All	Max.	0.4 V	4.5 V			<b>- 0.55</b>	- 0.8	mA
Inputs Except Strobe		All	Max.	2.4 V	0 V	_			40	μΑ
(Note 3)	IN(1)	nii	Max.	5.5 V	0 V	_			1.0	mA
Input Current	I <sub>IN(0)</sub>	All	Max.	0.4 V	4.5 V		******	-1.1	-1.6	mA
at Strobe	t	All	Max.	2.4 V	0 V			_	100	μΑ
(Note 3)	I <sub>IN(2)</sub>	All	Max.	5.5 V	0 V				1.0	mA


- Typical values at V<sub>cc</sub> = 5.0 V.
   Each gate.
   Each input tested separately.

- 4.  $T_A = +25^{\circ}C$ .
- 5. Diode leakage current measured at  $V_{\rm R}=V_{\rm off(min)}$ .
  6. Diode forward voltage drop measured at  $I_{\rm F}=200$  mA.






1





# UHP-408, UHP-408-1, and UHP-508 **Quad 2-Input NAND Power Drivers**




				Test Co	nditions			Lim	its	
Characteristic	Symbol	Applicable Devices	V <sub>ec</sub>	Driven Input	Other Input	Output	Min.	Тур.	Max.	Units
Output Reverse	I <sub>CEX</sub>	UHP-408	Min.	0.8 V	4.75 V	40 V	_	_	50	μΑ
Current		UHP-408-1	Min.	0.8 V	4.75 V	70 V			50	μΑ
		UHP-508	Min.	0.8 V	4.75 V	100 V	_		50	μΑ
Output Voltage	V <sub>GE(SAT)</sub>	All	Min.	2.0 V	2.0 V	150 mA		_	0.5	٧
			Min.	2.0 V	2.0 V	250 mA		_	0.7	٧
Supply Current	I <sub>cc(1)</sub>	All	Max.	0.7	0 V	_	_	6.0	7.5	mA
(Notes 1, 2 and 4)	I <sub>cc(0)</sub>	Ali	Max.	5.0 V	5.0 V			20	26.5	mA
Input Voltage	V <sub>IN(1)</sub>	All	Min.	_	_	_	2.0	_		٧
	V <sub>IN(0)</sub>	All	Min.			_	_		0.8	٧
Input Current	I <sub>IN(0)</sub>	All	Max.	0.4 V	4.5 V	_	_	- 0.55	- 0.8	mA
(Note 3)		All	Max.	2.4 V	0 V		_	_	40	μΑ
	I <sub>IN(1)</sub>	All	Max.	5.5 V	0 V				1.0	mA


- 1. Typical values at  $V_{cc}\,=\,5.0$  V.
- Typical values at V<sub>CC</sub> = 3.0 V.
   Each gate.
   Each input tested separately.
   T<sub>A</sub> = +25°C.









# UHP-432, UHP-432-1, and UHP-532 **Quad 2-Input NOR Power Drivers**




				Test Co	nditions			Lin	nits	
Characteristic	Symbol	Applicable Devices	V <sub>cc</sub>	Driven Input	Other Input	Output	Min.	Тур.	Max.	Units
Output Reverse	I <sub>CEX</sub>	UHP-432	Min.	0.8 V	V 8.0	40 V	_		50	μA
Current		UHP-432-1	Min.	0.8 V	0.8 V	70 V	_		50	μΑ
		UHP-532	Min.	0.8 V	0.8 V	100 V	_		50	μA
Output Voltage	V <sub>CE(SAT)</sub>	All	Min.	2.0 V	0 V	150 mA			0.5	٧
			Min.	2.0 V	0 V	250 mA		_	0.7	٧
Supply Current	I <sub>CC(1)</sub>	All	Max.	0.0	0 7	_	_	6.0	7.5	mA
(Notes 1, 2 and 4)	I <sub>CC(0)</sub>	A!I	Max.	5.0 V	5.0 V		_	20	25	mA
Input Voltage	V <sub>IN(1)</sub>	All	Min.	_	_		2.0	_	_	٧
	V <sub>IN(0)</sub>	All	Min.	_				_	0.8	٧
Input Current (Note 3)	I <sub>IN(D)</sub>	All	Max.	0.4 V	4.5 V		_	- 0.55	- 0.8	mA
		All	Max.	2.4 V	0 V		_	_	40	μA
	!IN(1)	MII	Max.	5.5 V	0 V				1.0	mΑ


- 1. Typical values at  $V_{cc}=5.0$  V. 2. Each gate. 3. Each input tested separately. 4.  $T_A=+25^{\circ}C$ .








# UHP-433, UHP-433-1, and UHP-533 **Quad NOR Relay Drivers**





				Test Conditions				Limits					
Characteristic	Symbol	Applicable Devices	V <sub>cc</sub>	Driven Input	Other Input	Output	Min.	Тур.	Max.	Units			
Output Reverse	I <sub>CEX</sub>	UHP-433	Min.	0.8 V	0.8 V	40 V		_	100	μА			
Current		UHP-433-1	Min.	0.8 V	0.8 V	70 V			100	μА			
		UHP-533	Min.	0.8 V	0.8 V	100 V	_		100	μΑ			
Diode Leakage Current (Note 5)	l <sub>R</sub>	All	Nom.	5.0 V	5.0 V	Open	_		200	μА			
Diode Forward Voltage Drop (Note 6)	V <sub>F</sub>	All	Nom.	0 V	0 V	_	_	1.5	1.75	٧			
Output Voltage	V <sub>CE(SAT)</sub>	All	Min.	2.0 V	0.7	150 mA	_		0.5	V			
			Min.	2.0 V	0 V	250 mA			0.7	٧			
Supply Current	I <sub>cc(1)</sub>	All	Max.	0 V	0 V	_		6.0	7.5	mA			
(Notes 1, 2 and 4)	I <sub>CC(0)</sub>	All	Max.	5.0 V	5.0 V	_		20	25	mA			
Input Voltage	V <sub>IN(1)</sub>	All	Min.			_	2.0			٧			
	V <sub>IN(0)</sub>	All	Min.	— ·			_	_	0.8	٧			
Input Current at All	I <sub>IN(O)</sub>	All	Max.	0.4 V	4.5 V		_	<b>–</b> 0.55	-0.8	mA			
Inputs Except Strobe		All	Max.	2.4 V	0 V	_		<u>.</u>	40	μΑ			
(Note 3)	I <sub>IN(1)</sub>	nii	Max.	5.5 V	٥٧	_		_	1.0	mA			
Input Current	I <sub>IN(0)</sub>	All	Max.	0.4 V	4.5 V			-1.1	-1.6	mΑ			
at Strobe		All	Max.	2.4 V	0 V		_		100	μΑ			
(Note 3)	l <sub>IN(1)</sub>	All	Max.	5.5 V	0٧				1.0	mA			


- 1. Typical values at  $V_{cc}=5.0\ V.$ 2. Each gate. 3. Each input tested separately.

- 4.  $T_A=+25^{\circ}\text{C}$ .
  5. Diode leakage current measured at  $V_B=V_{\text{OFF(MINO}}$ .
  6. Diode forward voltage drop measured at  $I_F=200~\text{mA}$ .









# SERIES ULN-2000A HIGH-VOLTAGE, HIGH-CURRENT DARLINGTON ARRAYS

THESE HIGH-VOLTAGE, HIGH-CURRENT Darlington arrays are comprised of seven silicon NPN Darlington pairs on a common monolithic substrate. All units have open-collector outputs and integral diodes for inductive load transient suppression.

Peak inrush currents to 600 mA (Series ULN-2000A and ULN-2020A) or 750 mA (Series ULN-2010A) are permissible, making them ideal for driving tungsten filament lamps.


Series ULN-2001A devices are general purpose arrays that may be used with standard bipolar digital logic using external current limiting, or with most PMOS or CMOS directly. All are pinned with outputs opposite inputs to facilitate printed wiring board layout and are priced to compete directly with discrete transistor alternatives.

Series ULN-2002A is designed for use with 14 to 25 V PMOS devices. Each input has a Zener diode and resistor in series to limit the input current to a safe value in that application. The Zener diode also gives these devices excellent noise immunity.

Series ULN-2003A has a 2.7 k $\Omega$  series base resistor for each Darlington pair, allowing operation directly with TTL or CMOS operating at a supply voltage of 5 V. These devices will handle numerous interface needs — particularly those beyond the capabilities of standard logic buffers.

Series ULN-2004A has a 10.5 k $\Omega$  series input resistor that permits operation directly from CMOS or PMOS outputs utilizing supply voltages of 6 to 15 V. The required input current is below that of Series ULN-2003A, while the required input voltage is less than that required by Series ULN-2002A.

Series ULN-2005A is designed for use with standard TTL and Schottky TTL, with which higher output currents are required and loading of the logic



output is not a concern. These devices will sink a minimum of 350 mA when driven from a "totem pole" logic output.

Series ULN-2000A is the original high-voltage, high-current Darlington array. The output transistors are capable of sinking 500 mA and will sustain at

#### **Device Number Designation**

50 V

95 V

50 V

* CE(MAX)	L	1	
I <sub>C(MAX)</sub>	500 mA	600 mA	500 mA
Logic		Type Number	
General Purpose PMOS, CMOS	ULN-2001A	ULN-2011A	ULN-2021A
14-25 V PMOS	ULN-2002A	ULN-2012A	ULN-2022A
5 V TTL, CMOS	ULN-2003A	ULN-2013A	ULN-2023A
6-15 V CMOS, PMOS	ULN-2004A	ULN-2014A	ULN-2024A
High-Output TTL	ULN-2005A	ULN-2015A	ULN-2025A


least 50 V in the OFF state. Outputs may be paralleled for higher load-current capability. Series ULN-2010A devices are similar, except that they will sink 600 mA. Series ULN-2020A will sustain 95 V in the OFF state.

All Series ULN-2000A Darlington arrays are furnished in a 16-pin dual in-line plastic package. These can also be supplied in a hermetic dual in-line package for use in military and aerospace applications.

#### ABSOLUTE MAXIMUM RATINGS at $+25^{\circ}\text{C}$ Free-Air Temperature for any one Darlington pair (unless otherwise noted)

Output Voltage, V <sub>CE</sub> (Series ULN-2000, 2010A)
(Series ULN-2020A)
Input Voltage, V <sub>IN</sub> (Series ULN-2002, 2003, 2004A)
(Series ULN-2005A)
Continuous Collector Current, I <sub>c</sub> (Series ULN-2000, 2020A)
(Series ULN-2010A) 600 mA
Continuous Input Current, I <sub>IN</sub>
Power Dissipation, P <sub>D</sub> (one Darlington pair)
(total package)
Operating Ambient Temperature Range, T <sub>A</sub>
Storage Temperature Range, Ts

#### ALLOWABLE AVERAGE POWER DISSIPATION AS A FUNCTION OF AMBIENT TEMPERATURE



3-14

Ξ

<sup>\*</sup>Derate at the rate of 16.67 mW/°C above +25°C.
Under normal operating conditions, these devices will sustain 350 mA per output with  $V_{CE(SAT)} = 1.6 \text{ V}$  at +70°C. with a pulse width of 20 ms and a duty cycle of 34%.


# 3

# **PARTIAL SCHEMATICS**

# 7. 2K 3K


Series ULN-2001A (each driver)

Series ULN-2002A (each driver)




Series ULN-2003A (each driver)


DMG. NO. A-9535



Series ULN-2004A (each driver)



#### Series ULN-2005A (each driver)



# **SERIES ULN-2000A**

#### ELECTRICAL CHARACTERISTICS AT $+25^{\circ}$ C (unless otherwise noted)

		<del></del>	T					
		Test	Applicable			Li	mits	
Characteristic	Symbol	Fig.	Devices	Test Conditions	Min.	Тур.	Max.	Units
Output Leakage Current	CEX	1A	liA	$V_{CE} = 50 \text{ V}, T_A = 25^{\circ}\text{C}$		_	50	μΑ
			,	$V_{ce} = 50 \text{ V}, T_{A} = 70^{\circ}\text{C}$	l		100	$\mu$ A
		1B	ULN-2002A	$V_{CE} = 50 \text{ V}, T_A = 70^{\circ}\text{C}, V_{IN} = 6.0 \text{ V}$	_	_	500	μA
			ULN-2004A	OC	1	_	500	μΑ
Collector-Emitter	V <sub>CE(SAT)</sub>	2		$I_{c} = 100 \text{ mA}, I_{B} = 250 \mu\text{A}$		0.9	1.1	٧
Saturation Voltage			All	$I_{c} = 200 \text{ mA}, I_{B} = 350 \mu\text{A}$		1.1	1.3	V
				$I_{\rm C} = 350  \text{mA},  I_{\rm B} = 500  \mu \text{A}$	_	1.3	1.6	V
Input Current	] <sub>IN(ON)</sub>	3		$V_{IN} = 17 \text{ V}$		0.82	1.25	mA
				$V_{IN} = 3.85 V$			1.35	mA
			ULN-2004A	$V_{IN} = 5.0 \text{ V}$		0.35	0.5	mA
				$V_{IN} = 12 \text{ V}$		1.0	1.45	mA
			ULN-2005A	III	_	1.5	2.4	mΑ
	IN(OFF)	4	All	$I_{c} = 500 \ \mu A, T_{A} = 70 ^{\circ} C$	50	65	-	$\mu$ A
Input Voltage	V <sub>IN(ON)</sub>	5	ULN-2002A	$V_{CE} = 2.0 \text{ V}, I_{C} = 300 \text{ mA}$	***************************************	_	13	V
				$V_{CE} = 2.0 \text{ V}, I_{C} = 200 \text{ mA}$		_	2.4	٧
			ULN-2003A	$V_{CF} = 2.0 \text{ V}, I_C \approx 250 \text{ mA}$			2.7	γ
				$V_{CE} = 2.0 \text{ V}, I_{C} = 300 \text{ mA}$			3.0	٧
				$V_{CE} = 2.0 \text{ V}, I_{C} = 125 \text{ mA}$			5.0	٧
			ULN-2004A	$V_{CE} = 2.0 \text{ V}, I_{C} = 200 \text{ mA}$			6.0	٧
	ŀ			$V_{ce} = 2.0 \text{ V}, I_c = 275 \text{ mA}$			7.0	٧
				$V_{CE} = 2.0 \text{ V}, I_{C} = 350 \text{ mA}$		_	8.0	. ۷
			ULN-2005A	GL 7 G			2.4	٧
D-C Forward Current Transfer Ratio	h <sub>f€</sub>	2	ULN-2001A	$V_{CE} = 2.0 \text{ V}, I_{C} = 350 \text{ mA}$	1000	_	_	
Input Capacitance	C <sub>IN</sub>		All			15	25	рF
Turn-On Delay	t <sub>PLH</sub>		All	0.5 E <sub>In</sub> to 0.5 E <sub>out</sub>		0.25	1.0	μς
Turn-Off Delay	t <sub>PHL</sub>	÷	All	0.5 E <sub>in</sub> to 0.5 E <sub>out</sub>		0.25	1.0	μs
Clamp Diode	1 <sub>R</sub>	6	All	$V_R = 50 \text{ V}, T_A = 25^{\circ}\text{C}$			50	μΑ
Leakage Current				$V_R = 50 \text{ V}, T_A = 70^{\circ}\text{C}$		_	100	μA
Clamp Diode Forward Voltage	V <sub>F</sub>	7	All	$I_F = 350 \text{ mÅ}$		1.7	2.0	٧

# **SERIES ULN-2010A**

# ELECTRICAL CHARACTERISTICS AT $+25^{\circ}\text{C}$ (unless otherwise noted)


		Test	Applicable			Li	mits	
Characteristic	Symbol	Fig.	Devices	Test Conditions	Min.	Тур.	Max.	Units
Output Leakage Current	I <sub>CEX</sub>	1A	All	$V_{CE} = 50 \text{ V}, T_A = 25^{\circ}\text{C}$	L		50	μΑ
				$V_{CE} = 50 \text{ V}, T_A = 70 ^{\circ}\text{C}$			100	μΑ
	ł	1B	ULN-2012A	$V_{CE} = 50 \text{ V}, T_A = 70^{\circ}\text{C}, V_{IN} = 6.0 \text{ V}$			500	μΑ
		<u> </u>	ULN-2014A	$V_{CE} = 50 \text{ V}, T_A = 70^{\circ}\text{C}, V_{IN} = 1.0 \text{ V}$	-	_	500	μΑ
Collector-Emitter	V <sub>CE(SAT)</sub>	2	All	$I_{c} = 200 \text{ mA}, I_{g} = 350 \mu\text{A}$	_	1.1	1.3	V
Saturation Voltage				$I_{c} = 350 \text{ mA}, I_{g} = 500 \mu\text{A}$		1.3	1.6	V
				$I_{c} = 500 \text{ mA}, I_{e} = 600 \mu\text{A}$	l –	1.7	1.9	٧
Input Current	I <sub>IN(ON)</sub>	3	ULN-2012A	$V_{IN} = 17 V$		0.82	1.25	mA
			ULN-2013A	$V_{IN} = 3.85 V$		0.93	1.35	mΑ
			ULN-2014A	$V_{IN} = 5.0 \text{ V}$		0.35	0.5	mΑ
	1	1		$V_{IN} = 12 V$	_	1.0	1.45	mA
			ULN-2015A	$V_{IN} = 3.0 V$	_	1.5	2.4	mA
	I <sub>IN(OFF)</sub>	4	Ali	$I_{c} = 500 \mu\text{A},  T_{A} = 70^{\circ}\text{C}$	50	65		μΑ
Input Voltage	V <sub>IN(ON)</sub>	5	ULN-2012A	$V_{CE} = 2.0 \text{ V}, I_{C} = 500 \text{ mA}$	<b>—</b>		17	٧
			ULN-2013A	$V_{CE} = 2.0 \text{ V}, I_{C} = 250 \text{ mA}$			2.7	V
	  -			$V_{CE} = 2.0 \text{ V}, I_{C} = 300 \text{ mA}$		<u> </u>	3.0	V
				$V_{CE} = 2.0 \text{ V}, I_{C} = 500 \text{ mA}$			3.5	٧
			ULN-2014A	$V_{CE} = 2.0 \text{ V}, I_{C} = 275 \text{ mA}$			7.0	٧
				$V_{CE} = 2.0 \text{ V}, I_{C} = 350 \text{ mA}$			8.0	٧
				$V_{CE} = 2.0 \text{ V}, I_{C} = 500 \text{ mA}$			9.5	٧
			ULN-2015A	$V_{CE} = 2.0 \text{ V}, I_{C} = 500 \text{ mA}$	_	_	2.6	٧
D-C Forward Current	h <sub>FE</sub>	2	ULN-2011A	$V_{CE} = 2.0 \text{ V}, I_{C} = 350 \text{ mA}$	1000	_		
Transfer Ratio				$V_{CE} = 2.0 \text{ V}, i_{C} = 500 \text{ mA}$	900	_		
Input Capacitance	C <sub>IN</sub>		All		_	15	25	pF
Turn-On Delay	t <sub>plH</sub>		All	0.5 E <sub>in</sub> to 0.5 E <sub>put</sub>		0.25	1.0	μs
Turn-Off Delay	t <sub>PHL</sub>		All	0.5 E <sub>in</sub> to 0.5 E <sub>out</sub>		0.25	1.0	μs
Clamp Diode	l <sub>R</sub>	6	All	$V_R = 50 \text{ V}, T_A = 25^{\circ}\text{C}$		_	50	μΑ
Leakage Current				$V_R \simeq 50 \text{ V}, T_A = 70^{\circ}\text{C}$			100	μΑ
Clamp Diode	V <sub>F</sub>	7	All	$l_F = 350 \text{ mA}$	_	1.7	2.0	V
Forward Voltage				$I_F = 500 \text{ mA}$	_	2.1	2.5	٧

# **SERIES ULN-2020A**

#### ELECTRICAL CHARACTERISTICS AT $+25^{\circ}$ C (unless otherwise noted)

		Test	Applicable			li	mits	
Characteristic	Symbol	Fig.	Devices	Test Conditions	Min.	Тур.	Max.	Units
Output Leakage Current	I <sub>CEX</sub>	1A	All	$V_{CF} = 95 \text{ V}, T_A = 25^{\circ}\text{C}$			50	μΑ
, , , , , , , , , , , , , , , , , , ,	, ucx		,	$V_{CE} = 95 \text{ V}, T_A = 70^{\circ}\text{C}$			100	μΑ
		1B	ULN-2022A	$V_{CE} = 95 \text{ V}, T_A = 70^{\circ}\text{C}, V_{IN} = 6.0 \text{ V}$			500	μА
			ULN-2024A				500	μΑ
Collector-Emitter	V <sub>CE(SAT)</sub>	2	All	$I_{c} = 100 \text{ mA}, I_{B} = 250 \mu\text{A}$		0.9	1.1	٧
Saturation Voltage	42,4-11			$I_{c} = 200 \text{ mA}, I_{B} = 350 \mu\text{A}$		1.1	1.3	٧
				$I_{c} = 350 \text{ mA}, I_{B} = 500 \mu A$	_	1.3	1.6	٧
Input Current	I <sub>IN(DN)</sub>	3	ULN-2022A	$V_{IN} = 17 V$	_	0.82	1.25	mÄ
			ULN-2023A	$V_{IN} = 3.85 \text{ V}$	_	0.93	1.35	mΑ
		,	ULN-2024A	$V_{IN} = 5.0 \text{ V}$	_	0.35	0.5	mΑ
				$V_{IN} = 12 \text{ V}$		1.0	1.45	mA
			ULN-2025A	$V_{IN} = 3.0 \text{ V}$	_	1.5	2.4	mA
	I <sub>IN(OFF)</sub>	4	All	$I_c = 500 \mu A, T_A = 70^{\circ} C$	50	65	_	μΑ
Input Voltage	V <sub>IN(ON)</sub>	5	ULN-2022A	$V_{\rm GE} = 2.0  \rm V,  I_{\rm C} = 300  \rm mA$	_		13	٧
			ULN-2023A	$V_{CE} = 2.0 \text{ V}, I_{C} = 200 \text{ mA}$	_	_	2.4	٧
,				$V_{CE} = 2.0 \text{ V}, I_{C} = 250 \text{ mA}$			2.7	V
				$V_{CE} = 2.0 \text{ V}, I_{C} = 300 \text{ mA}$	_	_	3.0	V
			ULN-2024A	$V_{CE} = 2.0 \text{ V}, I_{C} = 125 \text{ mA}$		_	5.0	٧
				$V_{CE} = 2.0 \text{ V}, I_{C} = 200 \text{ mA}$			6.0	٧
				$V_{CE} = 2.0 \text{ V}, I_{C} = 275 \text{ mA}$	_		7.0	٧
				$V_{CE} = 2.0 \text{ V}, I_{C} = 350 \text{ mA}$			8.0	٧
				$V_{CE} = 2.0 \text{ V}, I_{C} = 350 \text{ mA}$			2.4	٧
D-C Forward Current Transfer Ratio	h <sub>fe</sub>	2	ULN-2021A	$V_{CE} = 2.0 \text{ V}, I_{C} = 350 \text{ mA}$	1000	_	_	
Input Capacitance	C <sub>IN.</sub>	_	All		_	15	25	pF
Turn-On Delay	t <sub>PLH</sub>		All	0.5 E <sub>in</sub> to 0.5 E <sub>out</sub>	_	0.25	1.0	μs
Turn-Off Delay	t <sub>PHL</sub>		All	0.5 E <sub>in</sub> to 0.5 E <sub>out</sub>		0.25	1.0	$\mu$ s
Clamp Diode	l <sub>R</sub>	6	All	$V_R = 95 \text{ V}, T_A = 25^{\circ}\text{C}$			50	μΑ
Leakage Current				$V_R = 95 \text{ V}, T_A = 70 ^{\circ}\text{C}$		_	100	$\mu$ A
Clamp Diode	V <sub>F</sub>	7	All	$l_F = 350 \text{ mA}$		1.7	2.0	V
Forward Voltage								

#### **TEST FIGURES**








FIGURE 1A

FIGURE 1B










FIGURE 2

FIGURE 3

FIGURE 4









FIGURE 5


FIGURE 6

FIGURE 7


# PEAK COLLECTOR CURRENT AS A FUNCTION OF DUTY CYCLE



# COLLECTOR CURRENT AS A FUNCTION OF SATURATION VOLTAGE




# COLLECTOR CURRENT AS A FUNCTION OF INPUT CURRENT




# INPUT CURRENT AS A FUNCTION OF INPUT VOLTAGE

#### **SERIES ULN-2002A**





#### **SERIES ULN-2003A**



# SERIES ULN-2005A


#### **SERIES ULN-2004A**






#### **TYPICAL APPLICATIONS**

**PMOS TO LOAD** 





TTL TO LOAD



#### **BUFFER FOR HIGH-CURRENT LOAD**

# USE OF PULL-UP RESISTORS TO INCREASE DRIVE CURRENT





# SERIES ULN-2000L HIGH-VOLTAGE, HIGH-CURRENT DARLINGTON ARRAYS

These high-voltage, high-current Darlington arrays are comprised of seven silicon NPN Darlington pairs on a common monolithic substrate. All units have open-collector outputs and integral diodes for inductive load transient suppression.


The output transistors are capable of sinking 500 mA and will sustain at least 50 V in the OFF state. Outputs may be paralleled for higher load-current capability. All devices are packaged in the SOIC package.

Output pins are opposite input pins to facilitate printed wiring board layout. The ICs are priced to compete directly with discrete transistor alternatives.

The ULN-2001L is a general-purpose array that can be used with standard bipolar digital logic using external current limiting, or directly with most PMOS or CMOS.

The ULN-2002L is designed for use with 14 V to 25 V PMOS devices. Each input has a Zener diode and resistor in series to limit the input current to a safe value in that application. The Zener diode also gives these devices excellent noise immunity.

The ULN-2003L has a 2.7 k $\Omega$  series base resistor for each Darlingon pair, allowing operation directly with TTL or CMOS operating at a supply voltage of 5 V. These devices will handle numerous inter-




**SOIC PACKAGE** 

face needs—particularly those beyond the capabilities of standard logic buffers.

The ULN-2004L has a  $10.5\,\mathrm{k}\Omega$  series input resistor that permits operation directly from CMOS or PMOS outputs utilizing supply voltages of 6 to 15 V. The required input current is below that of Series ULN-2003L, while the required input voltage is less than that required by Series ULN-2002L.

The ULN-2005L is designed for use with standard TTL and Schottky TTL, with which higher output currents are required and loading of the logic output is not a concern. These devices will sink a minimum of 350 mA when driven from a "totem pole" logic output.

#### **PARTIAL SCHEMATICS**



# ABSOLUTE MAXIMUM RATINGS at +25°C Free-Air Temperature for any one Darlington pair (unless otherwise noted)

Output Voltage, V <sub>CE</sub> 50 V
Input Voltage,
V <sub>IN</sub> (ULN-2002, 2003, 2004L)
(ULN-2005L)
Continuous Collector Current, Ic 500 mA
Continuous Input Current, I <sub>IN</sub>
Power Dissipation, Pp (total package) 0.96 W*
Operating Ambient Temperature Range, T <sub>A</sub> 20°C to +85°C
Storage Temperature Range, $T_s$
*Derate at rate of 7.7 mW/°C above = 25°C

#### **Device Number Designation**

V <sub>CE(MAX)</sub>	50 V 500 mA
Logic	Type Number
General Purpose PMOS, CMOS	ULN-2001L
14-25 V PMOS	ULN-2002L
5 V TTL, CMOS	ULN-2003L
6-15 V CMOS, PMOS	ULN-2004L
High-Output TTL	ULN-2005L

#### ELECTRICAL CHARACTERISTICS at +25°C (unless otherwise noted)

		Applicable			Lin	its	
Characteristic	Symbol	Devices	Test Conditions	Min.	Тур.	Max.	Units
Output Leakage Current	I <sub>CEX</sub>	All	$V_{CE} = 50 \text{ V}, T_A = 25^{\circ}\text{C}$		_	50	μΑ
			$V_{CE} = 50 \text{ V}, T_A = 70^{\circ}\text{C}$		_	100	μΑ
		ULN-2002L	$V_{CE} = 50 \text{ V}, T_A = 70^{\circ}\text{C}, V_{IN} = 6.0 \text{ V}$		_	500	μΑ
		ULN-2004L	$V_{CE} = 50 \text{ V}, T_{A} = 70^{\circ}\text{C}, V_{IN} = 1.0 \text{ V}$	_		500	μA
Collector-Emitter	V <sub>CE(SAT)</sub>	All	$I_{c} = 100 \text{ mA}, I_{B} = 250 \mu\text{A}$		0.9	1.1	٧
Saturation Voltage			$I_{c} = 200 \text{ mA}, I_{B} = 350 \mu\text{A}$	_	1.1	1.3	٧
			$l_c = 350 \text{ mA}, l_B = 5 \mu\text{A}$	,	1.3	1.6	٧
Input Current	I <sub>IN(ON)</sub>	ULN~2002L	$V_{IN} = 17 \text{ V}$	—	0.82	1.25	mA
		ULN-2003L	$V_{IN} = 3.85 V$	_	0.93	1.35	mA
		ULN-2004L	$V_{IN} = 5.0 \text{ V}$		0.35	0.5	mA
			$V_{IN} = 12 \text{ V}$		1.0	1.45	mΑ
	[	ULN-2005L	$V_{iN} = 3.0 \text{ V}$	<u> </u>	1.5	2.4	mA
	I <sub>IN(OFF)</sub>	All	$I_{c} = 500  \mu A, T_{A} = 70  ^{\circ} C$	50	65	_	μΑ
Input Voltage	V <sub>IN(DN)</sub>	ULN-2002L	$V_{CE} = 2.0 \text{ V}, I_{C} = 300 \text{ mA}$		_	13	٧
		ULN-2003L	$V_{ce} = 2.0 \text{ V}, I_{c} = 200 \text{ mA}$		_	2.4	٧
			$V_{ce} = 2.0 \text{ V}, I_{c} = 250 \text{ mA}$	l —	_	2.7	V
			$V_{c\epsilon} = 2.0 \text{ V}, I_c = 300 \text{ mA}$	<u> </u>	_	3.0	٧
		ULN-2004L	$V_{CE} = 2.0 \text{ V}, I_{C} = 125 \text{ mA}$		_	5.0	٧
		ULN-2004L	$V_{CE} = 2.0 \text{ V}, I_{C} = 200 \text{ mA}$	1 —	_	6.0	٧
			$V_{CE} = 2.0 \text{ V}, I_{C} = 275 \text{ mA}$	_		7.0	٧
			$V_{CE} = 2.0 \text{ V}, I_{C} = 350 \text{ mA}$	_	_	8.0	٧
		ULN-2005L	$V_{ce} = 2.0 \text{ V}, I_{c} = 350 \text{ mA}$	_	_	2.4	V
DC Forward Current Transfer Ratio	h <sub>re</sub>	ULN-2001L	$V_{CE} = 2.0 \text{ V}, I_{C} = 350 \text{ mA}$	1000	_		_
Input Capacitance	C <sub>IN</sub>	All		_	15	25	pF
Turn-On Delay	t <sub>PLH</sub>	All	0.5 E <sub>IN</sub> to 0.5 E <sub>OUT</sub>		0.25	1.0	μs
Turn-Off Delay	t <sub>PHL</sub>	All	0.5 E <sub>IN</sub> to 0.5 E <sub>OUT</sub>		0.25	1.0	μs
Clamp Diode	I <sub>R</sub>	All	$V_R = 50 V, T_A = 25^{\circ}C$		_	50	μΑ
Leakage Current			$V_R = 50 \text{ V}, T_A = 70^{\circ}\text{C}$			100	μΑ
Clamp Diode Forward Voltage	V <sub>F</sub>	All	I <sub>F</sub> = 350 mA		1.7	2.0	٧

#### **UDN-2522A QUAD BUS TRANSCEIVER**

#### —Data and Direct Inductive Load Control

#### **FEATURES**


- Driver Output Current to 300 mA
- Driver Output Sustaining Voltage of 50 V
- Pulse-Width Discriminating Receivers
- Internal Receiver Hysteresis
- Compatible with TTL and MOS Logic
- Driver Output Clamp Diodes

Designed for bidirectional flow of data over unbalanced lines, the UDN-2522A quad bus transmitter/receivers feature a unique driver/receiver combination. A 300 mA output current, 50 V sustaining voltage rating, and internal clamp and blocking diodes allow these transmitter/receivers to directly control loads such as relays and solenoids, as well as the usual line receivers.

The driver stages include a common STROBE input pin for extended control flexibility. The STROBE turns off all four drivers but does not affect receiver operation. Because of the high driver output current, a large number of transmitter/receivers can be connected to a single data bus.

Each receiver's input is internally connected to its companion driver output. The receivers include a pulse-width discriminator and hysteresis for pulse reconstruction and improved noise immunity. The minimum detectable pulse width is determined by the user's choice of capacitor on the "C" pin for each of the four channels.

The UDN-2522A is rated for operation over the temperature range of  $-20^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ . It is packaged in a 20-pin dual in-line plastic package with copper leadframe for enhanced power dissipation. The drivers are capable of simultaneously sinking maximum rated current over the full operating temperature range.



Dwg. No. A-14,178


#### ABSOLUTE MAXIMUM RATINGS AT $T_A = +25^{\circ}C$

Driver Output Voltage, VCE 70V
Driver Output Sustaining Voltage, VCE (sus) 50V
Driver Continuous Output Current, lout
Driver Input Voltage, VIN
Receiver Output Current, lout50 mA
Receiver Input Voltage, VIN
Supply Voltage, Vcc7.0V
Package Power Dissipation, P.D See Graph
Operating Temperature Range, T <sub>A</sub> $-20$ °C to $+85$ °C
Storage Temperature Range, Ts

Z


#### **PARTIAL SCHEMATIC**

(1 of 4 Channels)



#### Dwg, No. W-147

# ALLOWABLE AVERAGE POWER DISSIPATION AS A FUNCTION OF AMBIENT TEMPERATURE




Dwg. No. A-10,379B

	Test Conditions							Limits			
Characteristic	Vcc	Input	Strobe	Out/In	C	Output	Min.	Тур.	Max.	Units	
DRIVERS			-	<u> </u>	-						
Output Leakage Current	4.57	Open	0.87	707†	Open	Open	Τ_		70	ļ.	
Output Saturation Voltage	4.5V	2.07	2.07	210 mA	Open	Open		0.2	0.4	1	
	4.5V	2.07	2.07	300mA	Open	Open	_	0.4	0.6		
Output Sat. Voltage Matching	4.57	2.07	2.07	210mA	Open	Open	† <u> </u>	± 20	± 50		
Output Sustaining Voltage*	5.07	310V	2.00	Fig. 2	Open	Open	50				
Output Voltage	4.57	0.87	2.07	- 160 µA	Open	Open	2.25				
Logic Input Voltage	4.57		_	Open	Open	Open	2.0		~ <u> </u>		
	4.57		_	Open	Ореп	Open	_		0.8	—	
Logic Input Current	5.5 V	5.5V	2.07	Open	Open	Open	<del> </del>		20		
	5.57	0.17	2.07	Open	Open	Open	-1.0		- 20	<u>,</u>	
Strobe Input Current	5.57	2.00	5.57	Ореп	Орел	Open			50	<u>'</u>	
	5.5٧	2.0V	0.17	Open	Ореп	Open			- 50		
Input Clamp Voltage	Ореп	— 12mA	Open	Open	Open	Ореп	0		-1.6		
Propagation Delay Time	5.5V	3107	2.0V	Fig. 3	Open	Орел	<del> </del>		750		
	5.5¥	2.07	3100	Fig. 3	Open	Open	_		750	—	
	5.57	3107	2.07	Fig. 4	Open	Open	_		1.4		
	5.57	2.0٧	3100	Fig. 4	Open	Open	_		1.4		
	4.5V	0.134	2.0V	Fig. 3	Open	Open	<u> </u>		600		
		2.0V	0537	Fig. 3	Open	Open			600		
		0	2.07	Fig. 4	Open	Open	_		600		
	<del></del>	2.0٧	0_3_0	Fig. 4	Open	Open			600		
Output Rise Time	<del></del>	3107	2.07	Fig. 3	Open	Open			175		
Ouput Fall Time		0,537	2.07	Fig. 3	Ореп	Open			175		
Clamp Diode Leakage Current	$V_R = 70$			0.0V	Open	Ореп			70		
Clamp Diode Forward Voltage	<sub>F</sub> = 30		·		Open	Open		1.6	1.8	ŀ	
Supply Current (All Drivers)		0.0V	0.87	_	Open	Ореп			20		
	<b>├</b>	2.07	2.07	_	Open	Open	_		50	<u>r</u>	
RECEIVERS	<del>- 1,</del>			<u> </u>	( opon	Орон					
Output Voltage	4.5V	0.8V	2.0V	0===	<u> </u>	10-4	<del></del>			<u>,</u>	
outhat soliage		2.07		Open	2.07	4.0mA			0.5		
Short-Circuit Output Current		2.07	2.07	Ореп	0.07	- 400 μA	2.4				
Input Current			2.07	Open	Open	0.0V	- 2.0	_	<del>- 50</del>		
mpat ouncht	<u> </u>	Ореп	V0.0	4.07	Open	Open	<u> </u>			μ	
nput Voltage		Open Open	0.07	0.17	Ореп	Open			500	μ	
mpat voltage		Open .	0.07	<u> </u>	Open	Low	2.0				
приt Voltage Hysteresis	<del></del>	Open Open	V0.0	— — — — — — — — — — — — — — — — — — —	Open	High			8.0		
Propagation Delay Time		Open	0.07	0.537.07	Ореп	C' -	250		775	n	
ropogation peray title		Open Open	0.07	0J3V	Open Open	Fig. 5		_	375	1	
Output Fall Time		Орел	0.07	3107	Open	Fig. 5			375	<u> </u>	
Output Rise Time	<del></del>	Open Open	V0.0	V87.0	Open	Fig. 5	_		75		
Voise Immunity		Open Open	۷0.0	37.07	Open .	Fig. 5			75	1	
roise miniumity		Орел	0.0V	0127	0.1 μF	Open	400			μ	
	4.5V (	Open [	0.07	0.Г2V	0.1 µ.F	Open	_	_	1400	μ	

Note: Negative current is defined as coming out of (sourcing) the specified device pin.  $*V_{OUT}(sus)$  is measured with a 5 ms ON pulse, 12 ms after turn-OFF.  $\dagger$  Output clamp diode reverse-biased with  $V_K = 71\,V$ .

#### **TEST FIGURES**



TIMING WAVESHAPES (Figures 4 and 5)

0.8 V

Dwg. No. W-153

1.3 V >₄ 0.8 V

ĪT

Ξ

#### **APPLICATIONS INFORMATION**

Systems designers are often concerned with interfacing subsystems and transmitting data a considerable distance. Whether it is to a nearby circuit board or to another unit in a large spread-out system, the quality of the signal reproduced in the receiving unit is dependent on:

Driver characteristics

Transmission line characteristics

Line length

General layout and noise environment


Receiver characteristics

Data transmission rate

Unbalanced (common-mode) data transmission is often preferred, since the cabling requires only a single wire plus ground and the circuits are generally lower in cost. However, the data transmission is susceptible to common-mode noise, such as ground IR noise and crosstalk. For noise immunity, the receiver should include pulse-width discrimination and hysteresis. A bus should not extend out of its subsystem's electronic enclosure without special care. Cables should be in the form of twisted pair or flat cable where the signal wires are alternated with ground wires.

If power loads are not being driven, a high output current drive capability allows party-line operation with a low line impedance. The line can be terminated at both ends and still give considerable noise margin at the receiver.

#### TYPICAL APPLICATION



3---29

-


# UDN-2543B QUAD NAND-GATE POWER DRIVER —For Incandescent or Inductive Loads

#### **FEATURES**

- 1.0 A Output Current
- Output Voltage to 60 V
- Low Output-Saturation Voltage
- Integral Output-Suppression Diodes
- Efficient Input/Output Pin Structure
- TL, CMOS, PMOS, NMOS Compatible
- Over-Current Protected

Providing interface between low-level signal processing circuits and power loads to 240 W, the UDN-2543B quad power driver combines NAND logic gates and high-current bipolar outputs. Each of the four independent outputs can sink up to 1 A in the ON state. The outputs have a minimum breakdown voltage of 60 V and a sustaining voltage of 35 V. Inputs are compatible with most TTL, DTL, LSTTL, and 5 V CMOS and PMOS logic systems.

Over-current protection has been designed into the UDN-2543B and typically occurs at 1 A. It protects the device from output short-circuits with supply voltages of up to 25 V. When the maximum driver output current is reached, that output stage is driven linearly. If the over-current condition continues, that output driver's thermal



Dwg. No. A-11,561

limiting will operate, limiting the driver's power dissipation and junction temperature. The outputs also include transient suppression diodes for use with inductive loads such as relays, solenoids, and dc stepping motors. In display applications, the diodes can be used for the lamptest function.


The UDN-2543B is supplied in a 16-pin dual in-line plastic package with heat-sink contact tabs. The lead configuration allows easy attachment of an inexpensive heat-sink and fits a standard integrated circuit socket or a printed wiring board layout.

# ABSOLUTE MAXIMUM RATINGS at T. = +25°C


Output Voltage, V <sub>ce</sub>	60 V
Over-Current Protected Output Voltage, V <sub>CE</sub>	
Min. Output Sustaining Voltage, V <sub>CE(SUS)</sub>	
Output Current, I DUT	
Supply Voltage, Voc	
Input Yoltage, V <sub>IN</sub>	
Package Power Dissipation, Pp	
Operating Temperature Range, T <sub>A</sub>	
Storage Temperature Range, T <sub>s</sub>	

<sup>\*</sup>Outputs are current limited at approximately 1.0 A per driver and junction temperature limited if current in excess of 1.0 A is attempted. See Circuit Description and Applications Section for further information.

# ALLOWABLE AVERAGE PACKAGE POWER DISSIPATION AS A FUNCTION OF TEMPERATURE



# FUNCTIONAL BLOCK DIAGRAM (1 of 4 Channels)



Dwg. No. D-1005

Dwg. No. A-11,793A

# ELECTRICAL CHARACTERISTICS AT $T_A = +25$ °C, $V_{cc} = 4.75$ V to 5.25 V (unless otherwise noted)

			Limits		
Characteristic	Symbol	Test Conditions	Min.	Max.	Units
Output Leakage Current	1 CEX	$V_{OUT} = 60 \text{ V}, V_{IN} = 0.8 \text{ V}, V_{ENABLE} = 2.0 \text{ V}$	_	100	μA
		$V_{OUT} = 60 \text{ V}, V_{IN} = 2.0 \text{ V}, V_{ENABLE} = 0.8 \text{ V}$		100	μА
Output Sustaining Voltage	V <sub>CE(SUS)</sub>	$I_{OUT} = 100 \text{ mA}, V_{IN} = V_{ENABLE} = 0.8 \text{ V}$	35	_	٧
Output Saturation Voltage	V <sub>CE(SAT)</sub>	$I_{OUT} = 100 \text{ mA}, V_{IN} = V_{ENABLE} = 2.0 \text{ V}$	_	200	mV
		$I_{OUT} = 400 \text{ mA}, V_{IN} = V_{ENABLE} = 2.0 \text{ V}$		400	mV
		$I_{OUT} = 700 \text{ mA}, V_{IN} = V_{ENABLE} = 2.0 \text{ V}$	_	600	m۷
Input Voltage	Logic 1	V <sub>IN(1)</sub> or V <sub>ENABLE(1)</sub>	2.0		٧
	Logic 0	V IN(0) Or V ENABLE(0)	_	0.8	٧
Input Current	Logic 1	$V_{IN(1)}$ or $V_{ENABLE(1)} = 2.0 \text{ V}$	_	10	μA
	Logic 0	$V_{IN(0)}$ or $V_{ENABLE(0)} = 0.8 \text{ V}$		-10	μA
Total Supply Current	1 cc	$I_{OUT} = 700 \text{ mA, } V_{IN}^* = V_{ENABLE} = 2.0 \text{ V}$		65	mА
		Outputs Open, $V_{IN}^* = 0.8 \text{ V}$ , $V_{ENABLE} = 2.0 \text{ V}$	_	15	mA
Clamp Diode	V <sub>F</sub>	I <sub>F</sub> = 1.0 A	_	1.6	V
Forward Voltage		I <sub>F</sub> = 1.5 A	_	2.0	V
Clamp Diode Leakage Current	1 <sub>R</sub>	$V_R = 60 \text{ V}, V_{IN} = V_{ENABLE} = 2.0 \text{ V}, D_1 + D_2 \text{ or } D_3 + D_4$	-	50	μΑ

<sup>\*</sup>All inputs simultaneously, all other tests are performed with each input tested separately.

#### CIRCUIT DESCRIPTION AND APPLICATION

#### INCANDESCENT LAMP DRIVER

High incandescent lamp turn-on/in-rush current can destroy semiconductor lamp drivers and contributes to poor lamp reliability. However, lamps with steady-state current ratings up to 700 mA can be driven with the UDN-2543A without the need for warming or current limiting resistors.

When an incandescent lamp is initially turned ON, the cold lamp filament is at minimum resistance and would normally allow a  $10\times$  to  $12\times$  in-rush current. With the UDN-2543A, during turn-on, the high in-rush current is sensed by the internal low-value sense resistor, drive current to the output stage is diverted by the shunting transistor, and the load current is limited to approximately 1 A. During this short transition period, the output driver is driven in a linear fashion. During lamp warmup, the filament resistance increases to its maximum value, the output driver goes into saturation and applies full supply voltage to the lamp.

The internal diodes can be used to perform the lamptest function.


#### INDUCTIVE LOAD DRIVER

Bifilar (unipolar) stepper motors can be driven directly. The internal flyback diodes prevent damage to the output transistors by suppressing the high-voltage spikes which occur when turning OFF an inductive load.

#### **FAULT CONDITIONS**

#### (Shorted Load or Stalled Motor)

In the event of a shorted load, shorted winding, or stalled motor, the load current will attempt to increase. As described above, the drive current to the output stage is diverted (limiting the load current to about 1 A), causing the output stage to go linear. As the junction temperature of the output stage increases, the thermal limit circuit will become operational, further decreasing the drive current. The load current (junction temperature) is then a function of ambient temperature, state of remaining drivers, supply voltage, and load resistance. If the fault condition is corrected, the output driver will return to its normal saturated condition.



### SERIES UDN-2580A 8-CHANNEL SOURCE DRIVERS

#### **FEATURES**

- TTL, CMOS, PMOS, NMOS Compatible
- High Output Current Ratings
- Internal Transient Suppression
- Efficient Input/Output Pin Structure

THIS versatile family of integrated circuits, originally designed to link NMOS logic with high-current inductive loads, will work with many combinations of logic- and load-voltage levels, meeting interface requirements beyond the capabilities of standard logic buffers.

Series UDN-2580A source drivers can drive incandescent, LED, or vacuum fluorescent displays. Internal transient-suppression diodes permit the drivers to be used with inductive loads.


Type UDN-2580A is a high-current source driver used to switch the ground ends of loads that are directly connected to a negative supply. Typical loads are telephone relays, PIN diodes, and LEDs.

Type UDN-2585A is a driver designed for applications requiring low output saturation voltages. Typical loads are low-voltage LEDs and incandescent displays. The eight non-Darlington outputs will simultaneously sustain continuous load currents of -120 mA at ambient temperatures to  $+70^{\circ}\text{C}$ .


Type UDN-2588A, a high-current source driver similar to Type UDN-2580A, has separate logic and driver supply lines. Its eight drivers can serve as an interface between positive logic (TTL, CMOS, PMOS) or negative logic (NMOS) and either negative or split-load supplies.

Types UDN-2580A and UDN-2588A are rated for operation with output voltages of up to 50 V. Selected devices, carrying the suffix "-1" on the Sprague part number, have maximum ratings of 80 V.

Types UDN-2580A and UDN-2585A are furnished in 18-pin dual in-line plastic packages; Type UDN-2588A is supplied in a 20-pin dual in-line plastic package. All input connections are on one side of the packages, output pins on the other, to simplify printed wiring board layout.



UDN-2580A UDN-2585A



**UDN-2588A** 

#### ABSOLUTE MAXIMUM RATINGS at 25°C Free-Air Temperature for Any One Driver (unless otherwise noted)

	UDN-2580A	UDN-2580A-1	UDN-2585A	UDN-2588A	UDN-2588A-1
Output Voltage, V <sub>CE</sub>	50 V	80 V	25 V	50 V	80 V
Supply Voltage, V <sub>s</sub> (ref. sub.)	50 V	80 V	25 V	50 V	80 V
Supply Voltage, V <sub>CC</sub> (ref. sub.)	<del></del>	_	_	50 V	80 V
Input Voltage, V <sub>IN</sub> (ref. V <sub>s</sub> )	-30  V	-30  V	−20 V	-30  V	−30 V
Total Current, I <sub>CC</sub> + I <sub>S</sub>	−500 mA	−500 mA	-250 mA	-500 mA	−500 mA
Substrate Current, I <sub>SUB</sub>	3.0 A	3.0 A	2.0 A	3.0 A	3.0 A
Allowable Power Dissipation, Po (single of (total par					
Operating Temperature Range, T <sub>A</sub>					-20°C to +85°C
Storage Temperature Range, T <sub>s</sub>					

<sup>\*</sup>Derate at the rate of 18 mW/°C above 25°C

For simplification, these devices are characterized on the following pages with specific voltages for inputs, logic supply  $(V_s)$ , load supply  $(V_{ee})$ , and collector supply  $(V_{cc})$ . Typical use of the UDN-2580A and UDN-2580A-1 is with negative referenced logic. The more common application of the UDN-2585A, UDN-2588A, and UDN-2588A-1 is with positive referenced logic supplies. In application, the devices are capable of operation over a wide range of logic and supply voltage levels:

#### TYPICAL OPERATING VOLTAGES


-					
V <sub>s</sub>	V <sub>IN(ON)</sub>	V <sub>IN(OFF)</sub>	V <sub>cc</sub>	V <sub>EE(MAX)</sub>	Device Type
0.0	-15 V to -3.6 V	-0.5 V to 0 V	NA	-25 V	UDN-2585A
				-50 V	UDN-2580A
				-80 V	UDN-2580A-1
+5 V	0 V to +1.4 V	+4.5 V to +5 V	NA	-20 V	UDN-2585A
				−45 V	UDN-2580A
				−75 V	UDN-2580A-1
			≤5 V	45 V	UDN-2588A
	,			-75 V	UDN-2588A-1
+12 V	0 V to +8.4 V	+11.5 V to +12 V	NA	—13 V	UDN-2585A
				-38 V	UDN-2580A
}				-68 V	UDN-2580A-1
			≤12 V	-38 V	UDN-2588A
				−68 V	UDN-2588A-1
+15 V	0 V to +11.4 V	+14.5 V to +15 V	NA	-10 V	UDN-2585A
	;			-35 V	UDN-2580A
				−65 V	UDN-2580A-1
			≤15 V	−35 V	UDN2588A
				−65 V	UDN-2588A-1


NOTE: The substrate must be tied to the most negative point in the external circuit to maintain isolation between drivers and to provide for normal circuit operation.

Ē

# **UDN-2580A UDN-2580A-1**

**PARTIAL SCHEMATIC** 





# ELECTRICAL CHARACTERISTICS at $T_A=+25^{\circ}\text{C},$ $V_S=0$ V, $V_{EE}=-45$ V (unless otherwise noted)

AS - DA' AEE -		Applicable		<u> </u>	Limits	
Characteristic	Symbol	Devices	Test Conditions	Min.	Max.	Units
Output Leakage	I <sub>CEX</sub>	UDN-2580A	$V_{IN} = -0.5 \text{ V}, V_{0III} = V_{EE} = -50 \text{ V}$		50	μΑ
Current			$V_{IN} = -0.4 \text{ V}, V_{0.07} = V_{EE} = -50 \text{ V}, T_A = 70^{\circ}\text{C}$		100	μΑ
		UDN-2580A-1	$V_{IN} = -0.5  V$ , $V_{OUT} = V_{EE} = -80  V$		50	$\mu$ A
			$V_{IN} = -0.4 \text{ V}, V_{OUT} = V_{EE} = -80 \text{ V}, T_A = 70^{\circ}\text{C}$		100	$\mu$ A
Output Sustaining	V <sub>CE(SUS)</sub>	UDN-2580A	$V_{IN} = -0.4 \text{ V}, I_{OUT} = -25 \text{ mA}, \text{ Note } 1$	35	_	V
Voltage		UDN-2580A-1	$V_{IN} = -0.4 \text{ V}, V_{EE} = -75 \text{ V}, I_{OUT} = -25 \text{ mA}, \text{ Note } 1$	50		V
Output Saturation	V <sub>CE(SAT)</sub>	Both	$V_{IN} = -2.4 \text{ V}, I_{OUT} = -100 \text{ mA}$	<u> </u>	1.8	٧
Voltage			$V_{IN} = -3.0 \text{ V}, I_{OUT} = -225 \text{ mA}$		1.9	V
			$V_{IN} = -3.6 \text{ V}, I_{OUT} = -350 \text{ mA}$	<b>—</b>	2.0	V
Input Current	I <sub>IN(ON)</sub>	Both	$V_{IN} = -3.6 \text{ V}, I_{OUT} = -350 \text{ mA}$		-500	μA
			$V_{IN} = -15 \text{ V}, I_{OUT} = -350 \text{ mA}$	_	2.1	mA
	I <sub>IN(DFF)</sub>	Both	$I_{OUT} = -500 \mu\text{A},  T_{A} = 70^{\circ}\text{C},  \text{Note 3}$	-50	_	$\mu$ A
Input Voltage	V <sub>IN(ON)</sub>	Both	$I_{OUT} = -100 \text{ mA}, V_{CE} \leq 1.8 \text{ V}, \text{ Note } 4$	-	-2.4	V
			$I_{OUT} = -225 \text{ mA}, V_{CE} \leq 1.9 \text{ V}, \text{ Note 4}$	_	-3.0	V
			$I_{\text{DUT}} = -350 \text{ mA}, V_{\text{CE}} \leq 2.0 \text{ V}, \text{ Note 4}$	_	-3.6	٧
	V <sub>IN(OFF)</sub>	Both	$I_{OUT} = -500 \mu\text{A},  T_{A} = 70^{\circ}\text{C}$	-0.2		٧
Clamp Diode	. I <sub>R</sub>	UDN-2580A	$V_R = 50 \text{ V}, T_A = 70^{\circ}\text{C}$		50	μA
Leakage Current		UDN-2580A-1	$V_R = 80 \text{ V}, T_A = 70^{\circ}\text{C}$	<u> </u>	50	μΑ
Clamp Diode	V <sub>F</sub>	Both	$I_F = 350 \text{ mA}$	_	2.0	٧
Forward Voltage						
Input Capacitance	C <sub>IN</sub>	Both		_	25	pF
Turn-On Delay	t <sub>PHL</sub>	Both	0.5 E <sub>IN</sub> to 0.5 E <sub>OUT</sub>	T —	5.0	μς
Turn-Off Delay	t <sub>PLH</sub>	Both	0.5 E <sub>IN</sub> to 0.5 E <sub>OUT</sub>		5.0	μς

NOTES: 1. Pulsed test,  $t_p \le 300 \ \mu s$ , duty cycle  $\le 2\%$ .

- 2. Negative current is defined as coming out of the specified device pin.
- 3. The  $I_{\text{IN(OFF)}}$  current limit guarantees against partial turn-on of the output.
- 4. The  $V_{IN(ON)}$  voltage limit guarantees a minimum output source current per the specified conditions.
- 5. The substrate must always be tied to the most negative point and must be at least 4.0 V below Vs.

#### **UDN-2585A**


ELECTRICAL CHARACTERISTICS at  $T_A=+25^{\circ}\text{C},$   $V_S=0$  V,  $V_{EE}=-20$  V (unless otherwise noted)


			Limits		
Characteristic	Symbol	Test Conditions	Min.	Max.	Únits
Output Leakage	l <sub>cex</sub>	$V_{IN} = -0.5 \text{ V}, V_{OUT} = V_{EE} = -25 \text{ V}$		50	$\mu$ A
Current		$V_{IN} = -0.4 \text{ V}, V_{OUT} = V_{EE} = -25 \text{ V}, T_A = 70^{\circ}\text{C}$	_	100	μΑ
Output Sustaining Voltage	V <sub>CE(SUS)</sub>	$V_{IN} = -0.4 \text{ V}, I_{OUT} = -25 \text{ mA}, \text{ Note 1}$	15	_	٧
Output Saturation	V <sub>CE(SAT)</sub>	$V_{IN} = -4.6 \text{ V}, I_{OUT} = -60 \text{ mA}$	<u> </u>	1.1	٧
Voltage		$V_{IN} = -4.6 \text{ V}, I_{QUT} = -120 \text{ mA}$	<u> </u>	1.2	V
Input Current	I <sub>IN(ON)</sub>	$V_{IN} = -4.6 \text{ V}, I_{OUT} = -120 \text{ mA}$	_	-1.6	mA
		$V_{IN} = -14.6 \text{ V}, I_{QUT} = -120 \text{ mA}$		-5.0	mA
Input Voltage	V <sub>IN(ON)</sub>	$I_{\text{OUT}} = -120 \text{ mA, } V_{\text{CE}} \leq 1.2 \text{ V, Note } 3$	_	-4.6	٧
	V <sub>IN(OFF)</sub>	$I_{our} = -100 \mu\text{A},  T_{A} = 70^{\circ}\text{C}$	-0.4		٧
Clamp Diode	I <sub>R</sub>	$V_R = 25 \text{ V}, T_A = 70^{\circ}\text{C}$	T —	50	μA
Leakage Current					
Clamp Diode	V <sub>F</sub>	I <sub>F</sub> == 120 mA	T —	2.0	٧
Forward Voltage					
Input Capacitance	C <sub>IN</sub>		_	25	рF
Turn-On Delay	t <sub>PHL</sub>	0.5 E <sub>IN</sub> to 0.5 E <sub>OUT</sub>		5.0	μs
Turn-Off Delay	t <sub>PLH</sub>	0.5 E <sub>IN</sub> to 0.5 E <sub>OUT</sub>		5.0	μs

NOTES: 1. Pulsed test,  $t_p \le 300 \ \mu s$ , duty cycle  $\le 2\%$ .

- 2. Negative current is defined as coming out of the specified device pin.
- 3. The  $V_{INCOND}$  voltage limit guarantees a minimum output source current per the specified conditions.
- 4. The substrate must always be tied to the most negative point and must be at least  $4.0\,\mathrm{V}$  below  $\mathrm{V}_{\mathrm{S}}$ .


PARTIAL SCHEMATIC






# UDN-2588A UDN-2588A-1

**PARTIAL SCHEMATIC** 






# ELECTRICAL CHARACTERISTICS at $T_A=+25^{\circ}C,$ $V_S=5.0$ V, $V_{CC}=5.0$ V, $V_{EE}=-40$ V (unless otherwise noted)

	Applicable			Limits	
Symbol	Devices	Test Conditions	Min.	Max.	Units
l <sub>cex</sub>	UDN-2588A	$V_{IN} \ge 4.5 \text{ V}, V_{OUT} = V_{EE} = -45 \text{ V}$	_	50	μΑ
L		$V_{IN} \ge 4.6 \text{ V}, V_{OUT} = V_{EE} = -45 \text{ V}, T_A = 70^{\circ}\text{C}$		100	μA
	UDN-2588A-1	***	_	50	$\mu$ A
		$V_{IN} \ge 4.6 \text{ V}, V_{OUT} = V_{EE} = -75 \text{ V}, T_A = 70^{\circ}\text{C}$		100	$\mu$ A
V <sub>CE(SUS)</sub>	UDN-2588A	$V_{IN} \ge 4.6 \text{ V}, I_{OUT} = -25 \text{ mA}, \text{ Note } 1$	35	_	٧
	UDN-2588A-1	$V_{IN} \approx 4.6 \text{ V}, V_{EE} = -70 \text{ V}, I_{OUT} = -25 \text{ mA}, \text{ Note } 1$	50	_	V
V <sub>CE(SAT)</sub>	Both	$V_{IN} = 2.6 \text{ V}, I_{OUT} = -100 \text{ mA}, \text{ Ref. } V_{CC}$	_	1.8	٧
		$V_{IN} = 2.0 \text{ V}, I_{OUT} = -225 \text{ mA}, \text{ Ref. } V_{CC}$	<u> </u>	1.9	٧
		$V_{IN} = 1.4 \text{ V}, I_{OUT} = -350 \text{ mA}, \text{ Ref. } V_{CC}$		2.0	٧
I <sub>IN(ON)</sub>	Both	$V_{IN} = 1.4 \text{ V}, I_{OUT} = -350 \text{ mA}$		-500	$\mu$ A
			} —	-2.1	mΑ
I <sub>IN(OFF)</sub>	Both	$I_{OUT} = -500 \text{ A, } T_A = 70^{\circ}\text{C, Note 3}$	~-50		μΑ
V <sub>IN(ON)</sub>	Both	$I_{OUT} = -100 \text{ mA, } V_{CE} \leq 1.8 \text{ V, Note 4}$	_	2.6	٧
				2.0	V
		$I_{OUT} = -350 \text{ mA}, V_{CE} \leq 2.0 \text{ V}, \text{ Note } 4$		1.4	٧
V <sub>IN(OFF)</sub>	Both	$I_{OUT} = -500 \mu\text{A},  T_{A} = 70^{\circ}\text{C}$	4.8	_	٧
I <sub>R</sub>	UDN-2588A	$V_{R} = 50 \text{ V}, T_{A} = 70^{\circ}\text{C}$		50	μΑ
	UDN-2588A-1	$V_R = 80 \text{ V}, T_A = 70^{\circ}\text{C}$	<u> </u>	50	$\mu$ A
V <sub>F</sub>	Both	$I_F = 350 \text{ mA}$	_	2.0	V
C <sub>IN</sub>	Both		_	25	pF
t <sub>PHL</sub>	Both	0.5 E <sub>IN</sub> to 0.5 E <sub>OUT</sub>		5.0	μs
	V <sub>CE(SAT)</sub> V <sub>CE(SAT)</sub> I <sub>IN(OFF)</sub> V <sub>IN(OFF)</sub> I <sub>R</sub> V <sub>F</sub>	Symbol   Devices     I_DEX	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$


NOTES: 1. Pulsed test,  $t_p \le 300 \mu s$ , duty cycle  $\le 2\%$ .

- 2. Negative current is defined as coming out of the specified device pin.
- 3. The  $I_{\text{IN(OFF)}}$  current limit guarantees against partial turn-on of the output.
- 4. The  $V_{IN(ON)}$  voltage limit guarantees a minimum output source current per the specified conditions.
- 5. The substrate must always be tied to the most negative point and must be at least 4.0 V below Vs.
- 6.  $V_{cc}$  must never be more positive than  $V_{s}$ .


# ALLOWABLE PEAK COLLECTOR CURRENT AT 50°C AS A FUNCTION OF DUTY CYCLE




# ALLOWABLE PEAK COLLECTOR CURRENT AT 70°C AS A FUNCTION OF DUTY CYCLE




## TYPICAL APPLICATIONS






COMMON-CATHODE LED DRIVER

TELECOMMUNICATIONS RELAY DRIVER (Negative Logic)





TELECOMMUNICATIONS RELAY DRIVER (Positive Logic)

VACUUM FLUORESCENT DISPLAY DRIVER
(Split Supply)

## UDN-2595A 8-CHANNEL CURRENT-SINK DRIVER

## **FEATURES**

- 200 mA Current Rating
- Low Saturation Voltage
- TTL, CMOS, NMOS Compatible
- Efficient Input/Output Pin Format
- 18-Pin Dual In-Line Plastic Package


DEVELOPED for use with low-voltage LED and incandescent displays requiring low output saturation voltage, Type UDN-2595A meets many other interface needs, including those exceeding the capabilities of standard logic buffers.

The eight non-Darlington outputs of this driver can simultaneously sink load currents of 100 mA at ambient temperatures of up to  $+85^{\circ}\text{C}$ .

The eight-channel driver's active low inputs can be linked directly to TTL, Schottky TTL, DTL, 5 to 16 V CMOS, and NMOS logic. All input connections are on one side of the package, output connections on the other, for simplified layout of printed wiring boards.

Type UDN-2595A is supplied in an 18-pin dualin-line plastic package with a copper lead frame that maximizes the driver's power-handling capabilities. A hermetically sealed version of Type UDN-2595A, with reduced package power dissipation ratings, is available on special order.

This device complements Sprague Type UDN-2585A, an eight-channel source driver.



# ABSOLUTE MAXIMUM RATINGS at 25°C Free-Air Temperature

for any one driver (unless otherwise noted)

Output Voltage, V <sub>CE</sub>
Supply Voltage, V <sub>S</sub> 20 V
Input Voltage, V <sub>IN</sub> 20 V
Output Collector Current, Ic 200 mA
Ground Terminal Current, I <sub>GND</sub> 1.6 A
Allowable Power Dissipation, Po
(single output)
(total package)
Operating Temperature Range, $T_A  ext{} -20^{\circ}\text{C}$ to $+85^{\circ}\text{C}$
Storage Temperature Range, $T_s$ $-55^{\circ}$ C to $+150^{\circ}$ C


<sup>\*</sup>Derate at the rate of 18 mW/°C above +25°C.

## ELECTRICAL CHARACTERISTICS at $T_A = +25^{\circ}\text{C}$ , $V_S = 5.0 \text{ V}$ (unless otherwise noted).

				Limits	
Characteristic	Symbol	Test Conditions	Min.	Max.	Units
Output Leakage	I <sub>CEX</sub>	$V_{IN} \ge 4.5 \text{ V}, V_{OUT} = 20 \text{ V}, T_A = 25^{\circ}\text{C}$		50	μΑ
Current		$V_{IN} \ge 4.6 \text{ V}, V_{OUT} = 20 \text{ V}, T_A = 70^{\circ}\text{C}$		100	μA
Output Saturation	V <sub>CE(SAT)</sub>	$V_{av} = 0.4 \text{ V}, I_{out} = 50 \text{ mA}$		0.5	٧
Voltage		$V_{IN} = 0.4 \text{ V}, I_{OUT} = 100 \text{ mA}$		0.6	٧
Input Current	I <sub>IN(ON)</sub>	$V_{IN} = 0.4 \text{ V}, I_{OUT} = 100 \text{ mA}$	<u> </u>	-1.6	mA
		$V_{IN} = 0.4 \text{ V}, I_{OUT} = 100 \text{ mA}, V_{S} = 15 \text{ V}$	_	<b>- 5.0</b>	mA
Input Voltage	V <sub>IN(ON)</sub>	$I_{\rm out} = 100$ mA, $V_{\rm out} \le 0.6$ V, $V_{\rm s} = 5$ V	_	0.4	V
	V <sub>IN(DFF)</sub>	$I_{OUT} = 100 \mu\text{A}, T_{A} = 70^{\circ}\text{C}$	4.6		٧
Input Capacitance	C <sub>IN</sub>			25	pF
Supply Current	Iss	$V_{IN} = 0.4 \text{ V}, I_{QUT} = 100 \text{ mA}$	_	6.0	mA
		$V_{IN} = 0.4 \text{ V}, I_{OUT} = 100 \text{ mA}, V_{S} = 15 \text{ V}$		20	mA

## NOTES:

- Negative current is defined as coming out of the specified device pin.
   The V<sub>INCHIO</sub> voltage limit guarantees a minimum output sink current per the specified conditions.
   I<sub>SS</sub> is measured with any one of eight drivers turned ON,



## UDN-2596A THROUGH UDN-2599A 8-CHANNEL SATURATED SINK DRIVERS


### **FEATURES**


- Low Output on Voltages
- Up to 1.0A Sink Capability
- 50 V Min. Output Breakdown
- Output Transient-Suppression Diodes
- · Output Puli-Down for Fast Turn-Off
- TTL, CMOS Compatible Inputs

Low output saturation voltages at high load currents are provided by UDN-2596A through UDN-2599A sink driver ICs. These devices can be used as interface buffers between standard low-power digital logic (particularly MOS) and high-power loads such as relays, solenoids, stepping motors, and LED or incandescent displays. The eight saturated sink drivers in each device feature high-voltage, high-current open-collector outputs. Transient suppression clamp diodes and a minimum 35V output sustaining voltage allow their use with many inductive loads.

The saturated (non-Darlington) NPN outputs provide low collector-emitter voltage drops as well as improved turn-off times due to an active pull-down function within the output predrive section. The UDN-2596A and UDN-2598A are for use with output loads to 500mA while the UDN-2597A and UDN-2599A are for use with loads to 1 A. Adjacent outputs may be paralleled for higher load currents.

## ONE OF EIGHT DRIVERS





Dwg. No. W-100

Inputs require very low input current and are activated by a low logic level consistent with the much greater sinking capability associated with NMOS, CMOS, and TTL logic. The UDN-2596A and UDN-2597A are rated for use with 5V logic levels while the UDN-2598A and UDN-2599A are for use with 10V to 12V logic levels.

All devices are furnished in 20-pin DIP packages with copper leadframes for improved thermal characteristics.

## ABSOLUTE MAXIMUM RATINGS at $T_A = +25^{\circ}C$

ut 1,
Output Voltage, V <sub>CE</sub> 50 V
Output Current, lour
(UDN-2596/98A) 500 mA
(UDN-2597/99A) 1.0A
Supply Voltage, V <sub>CC</sub>
(UDN-2596/97A) 7.0V
(UDN-2598/99A)
Input Voltage, V <sub>IN</sub>
(UDN-2596/97A) 7.0V
(UDN-2598/99A)
Package Power Dissipation, Pp 2.27W*
Operating Temperature Range, T <sub>A</sub> 20°C to +85°C
Storage Temperature Range, $T_8 \dots -65^{\circ}C$ to $+150^{\circ}C$
Derate at the rate of 18.2 mW/°C above T <sub>A</sub> = 25°C.

## ELECTRICAL CHARACTERISTICS at $T_A=\pm25^{\circ}C$ , $V_{CC}=5.0V$ (UDN-2596/97A) or 12V (UDN-2598/99A)

		Applicable			Limit	S
Characteristics	Symbol	Devices*	Test Conditions	Min.	Max.	Units
Output Leakage Current	CEX	All	$V_{OUT} = 50 V$ , $V_{IN} = 2.4 V$		10	μΑ
Output Sustaining Voltage	V <sub>CE(sus)</sub>	2596/98	$I_{OUT} = 300 \text{mA}, L = 2 \text{mH}$	35	_	V
		2597/99	$I_{OUT} = 750 \text{ mA}, L = 2 \text{ mH}$	35		V
Output Saturation Voltage	V <sub>CE(SAT)</sub>	2596/98	I <sub>OUT</sub> = 300mA	_	0.5	٧
		2597/99	Ι <sub>ουτ</sub> = 750mA	_	1.0	V
Clamp Diode Leakage Current	I <sub>R</sub>	All	$V_R = 50V$	_	10	μΑ
Clamp Diode Forward Voltage	V <sub>F</sub>	2596/98	1 <sub>F</sub> = 300 mA		1.8	٧
		2597/99	$I_F = 750  \text{mA}$	_	1.8	٧
Logic Input Current	l <sub>IN(D)</sub>	2596/97	$V_{IN} = 0.8V$		15	μΑ
		2598/99	$V_{IN} = 0.8V$	_	- 50	μΑ
	l <sub>IN(1)</sub>	2596/97	$V_{IN} = 2.4V$	_	10	μΑ
		2598/99	$V_{IN} = 12V$	_	10	μΑ
Supply Current (per driver)	I <sub>CC(ON)</sub>	2596/98	$V_{IN} = 0.8V$	_	6.0	mΑ
		2597/99	$V_{IN} = 0.8V$	_	22	mA
	Icc(OFF)	2596/97	$V_{IN} = 2.4V$	_	1.3	mA
		2598/99	$V_{IN} = 2.4V$		2.0	mA
Turn-On Delay	tpdo	All	0.5E <sub>IN</sub> to 0.5E <sub>ойт</sub>	_	3.0	μS
Turn-Off Delay	t <sub>pd1</sub>	All	0.5E <sub>IN</sub> to 0.5E <sub>OUT</sub>	<u> </u>	2.0	μS


<sup>\*</sup>Complete part number includes prefix UDN- and suffix A, e.g. UDN-2596A.

# TYPICAL APPLICATION DUAL STEPPER MOTOR DRIVE

## **RECOMMENDED OPERATING CONDITIONS**

Type Number	Logic	lout
UDN-2596A	5.0V	300 mA
UDN-2597A	5.0V	750 mA
UDN-2598A	10-12V	300 mA
UDN-2599A	10-12V	750 mA

Note: Pins 2 and 12 must both be connected to power ground.



Dwg. No. W-102A

## SERIES ULN-2800A HIGH-VOLTAGE, HIGH-CURRENT DARLINGTON TRANSISTOR ARRAYS

IDEALLY SUITED for interfacing between low-level digital logic circuitry and high-power peripheral loads, the Series ULN-2800A high-voltage, high-current Darlington transistor arrays feature peak load current ratings of 600 mA (Series ULN-2800A and ULN-2820A) or 750 mA (Series ULN-2810A) for each of the eight drivers in each device. Under the proper conditions, high-power loads of up to 4 A at 50V (200 W at 23% duty cycle) or 3.2 A at 95 V (304 W at 33% duty cycle) can be controlled. Typical loads include relays, solenoids, stepping motors, multiplexed LED and incandescent displays, and heaters. All devices feature open collector outputs and integral diodes for inductive load transient suppression.


The Series ULN-2801A devices are general purpose arrays which may be used with standard bipolar digital logic using external current limiting, or with most PMOS or CMOS directly. All are pinned with outputs opposite inputs to facilitate ease of circuit board layout and are priced to compete directly with discrete transistor alternatives.

The Series ULN-2802A was specifically designed for use with 14 to 25 V PMOS devices. Each input has a Zener diode and resistor in series to limit the input current to a safe value in that application. The Zener diode also means excellent noise immunity for these devices.

The Series ULN-2803A has a 2.7 k $\Omega$  series base resistor to each Darlington pair, and thus allows operation directly with TTL or CMOS operating at a supply voltage of 5 V. These devices will handle numerous interface needs – particularly those beyond the capabilities of standard logic buffers.

The Series ULN-2804A features a  $10.5\,\mathrm{k}\Omega$  series input resistor to permit their operation directly from CMOS or PMOS outputs utilizing supply voltages of 6 to 15 V. The required input current is below that of the Series ULN-2803A while the required input voltage is less than that required by the Series ULN-2802A.

The Series ULN-2805A is especially designed for use with standard and Schottky TTL where higher output currents are required and loading of the logic



DMG. NO. 4-10.322

output is not a concern. These devices will sink a minimum of 350 mA when driven from a "totem pole" logic output.

The Series ULN-2800A is the standard high-voltage, high-current Darlington array. The output transistors are capable of sinking 500mA and will withstand at least 50 V in the OFF state. Outputs may be paralleled for higher load current capability. The Series ULN-2810A devices are similar except that they will sink 600mA. The Series ULN-2820A will withstand 95 V in the OFF state.

All Series ULN-2800A Darlington arrays are furnished in an 18-pin dual in-line plastic package.

Device Type Number Designation


	יווטגו פקני	## = ## BITW	
V <sub>CE(MAX)</sub> = I <sub>C(MAX)</sub> =	50 V 500 mA	50 V 600 mA	95 V 500 mA
	•	Type Number	
General Purpose PMOS, CMOS	ULN-2801A	ULN-2811A	ULN-2821A
14 - 25 V PMOS	ULN-2802A	ULN-2812A	ULN-2822A
5 V TTL, CMOS	ULN-2803A	ULN-2813A	ULN-2823A
6 - 15 V CMOS, PMOS	ULN-2804A	ULN-2814A	ULN-2824A
High Output TTL	ULN-2805A	ULN-2815A	ULN-2825A.

# ABSOLUTE MAXIMUM RATINGS at 25°C Free-Air Temperature for any one Darlington pair (unless otherwise noted)

Output Voltage, Vce (Series ULN-2800, 2810A)	50 V
(Series ULN-2820A)	
(Series ULN-2805A)	
(Series ULN-2810A)	600 mA
Continuous Base Current, I <sub>B</sub>	25 mA
Power Dissipation, P <sub>D</sub> (one Darlington pair)(total package)	2.25 W*
Operating Ambient Temperature Range, T	−20°C to +85°C
Storage Temperature Range, Ts	,

<sup>\*</sup>Derate at the rate of 18.18mW/°C above 25°C.

## **PARTIAL SCHEMATICS**



Under normal operating conditions, these devices will sustain 350 mA per output with  $V_{CE(SAT)} = 1.6 \text{ V}$  at 50°C with a pulse width of 20 ms and a duty cycle of 40%.

## **SERIES ULN-2800A**

## ELECTRICAL CHARACTERISTICS at 25°C (unless otherwise noted)

		Test	Applicable			Limit	ts	-
Characteristic	Symbol	Fig.	Devices	Test Conditions	Min.	Тур.	Max.	Units
Output Leakage Current	I <sub>CEX</sub>	1A	All	$V_{CE} = 50 \text{ V}, T_A = 25^{\circ}\text{C}$	_	_	50	μA
				$V_{CE} = 50 \text{ V}, T_{A} = 70^{\circ}\text{C}$	_	_	100	μΑ
		18	ULN-2802A	$V_{CE} = 50 \text{ V}, T_A = 70 ^{\circ}\text{C}, V_{IN} = 6.0 \text{ V}$	_		500	μА
			ULN-2804A	$V_{CE} = 50 \text{ V}, T_A = 70^{\circ}\text{C}, V_{IN} = 1.0 \text{ V}$		-	500	μΑ
Collector-Emitter	V <sub>CE(SAT)</sub>	2		$I_{C} = 100 \text{ mA}, I_{B} = 250 \mu\text{A}$		0.9	1.1	٧
Saturation Voltage		ļ ·	All	$I_{c} = 200 \text{ mA}, I_{B} = 350 \mu\text{A}$	-	1.1	1.3	٧
				$I_{C} = 350 \text{ mA}, I_{B} = 500 \mu\text{A}$	_	1.3	1.6	٧
Input Current	I <sub>IN(ON)</sub>	3	ULN-2802A	$V_{IN} = 17 \text{ V}$		0.82	I.25	mΑ
'			ULN-2803A	$V_{IN} = 3.85 V$	_	0.93	1.35	mΑ
			ULN-2804A	$V_{IN} = 5.0 \text{ V}$	-	0.35	0.5	mΑ
				$V_{iN} = 12 V$	-	1.0	1.45	mΑ
			ULN-2805A	$V_{iN} = 3.0 \text{ V}$		1.5	2.4	mΑ
	I <sub>IN(OFF)</sub>	4	All	$I_C = 500 \mu\text{A},  T_A = 70^{\circ}\text{C}$	50	65	_	μΑ
Input Voltage	V <sub>IN(ON)</sub>	5	ULN-2802A	$V_{CE} = 2.0 \text{ V}, I_{C} = 300 \text{ mA}$	_	_	13	٧
				$V_{CE} = 2.0 \text{ V}, I_{C} = 200 \text{ mA}$	1		2.4	٧
			ULN-2803A	$V_{CE} = 2.0 \text{ V}, I_{C} = 250 \text{ mA}$			2.7	٧.
				$V_{CE} = 2.0 \text{ V}, I_{C} = 300 \text{ mA}$		_	3.0	٧
				$V_{CE} = 2.0 \text{ V}, I_{C} = 125 \text{ mA}$	1	_	5.0	V
		ļ	ULN-2804A	$V_{CE} = 2.0 \text{ V}, I_{C} = 200 \text{ mA}$	1	_	6.0	٧
		1		$V_{CE} = 2.0 \text{ V}, I_{C} = 275 \text{ mA}$	-	_	7.0	٧
			İ	$V_{CE} = 2.0 \text{ V}, I_{C} = 350 \text{ mA}$			8.0	٧
		ļ	ULN-2805A	$V_{CE} = 2.0 \text{ V}, I_{C} = 350 \text{ mA}$		-	2.4	٧
D-C Forward Current Transfer Ratio	h <sub>FE</sub>	2	ULN-2801A	$V_{CE}=2.0 \text{ V}, I_{C}=350 \text{ mA}$	1000			
Input Capacitance	CiN	-	All		7	15	25	pF
Turn-On Delay	ton	-	All	0.5 E <sub>in</sub> to 0.5 E <sub>out</sub>	+	0.25	1.0	μS
Turn-Off Delay	torr		AII	0.5 E <sub>in</sub> to 0.5 E <sub>out</sub>	-	0.25	1.0	μS
Clamp Diode	I <sub>R</sub>	6	All	$V_{R} = 50 \text{ V}, T_{A} = 25^{\circ}\text{C}$	+	_	50	μΑ
Leakage Current				$V_R = 50 \text{ V}, T_A = 70^{\circ}\text{C}$	-		100	μΑ
Clamp Diode Forward Voltage	V <sub>F</sub>	7 .	All	$I_F = 350 \text{ mA}$	<u></u>	1.7	2.0	٧

## **SERIES ULN-2810A**

## **ELECTRICAL CHARACTERISTICS at 25°C (unless otherwise noted)**

		Test	Applicable			Limit	ts	
Characteristic	Symbol	Fig.	Devices	Test Conditions	Min.	Тур.	Max.	Units
Output Leakage Current	CEX	1A	All	$V_{CE} = 50 \text{ V}, T_A = 25^{\circ}\text{C}$	-	_	50	μА
	•			$V_{CE} = 50 \text{ V}, T_A = 70^{\circ}\text{C}$	_	_	100	μΑ
		1B	ULN-2812A	$V_{CE} = 50 \text{ V}, T_A = 70^{\circ}\text{C}, V_{IN} = 6.0 \text{ V}$	1		500	μΑ
			ULN-2814A	$V_{CE} = 50 \text{ V}, T_A = 70^{\circ}\text{C}, V_{IN} = 1.0 \text{ V}$	-		500	μΑ
Collector-Emitter	V <sub>CE(SAT)</sub>	2	All	$I_{C} = 200 \text{ mA}, I_{B} = 350 \mu\text{A}$	ı	1.1	1.3	٧
Saturation Voltage				$I_{C} = 350 \text{ mA}, I_{B} = 500 \mu\text{A}$	_	1.3	1.6	٧
				$I_{\rm C} = 500  {\rm mA},  I_{\rm B} = 600  \mu {\rm A}$	-	1.7	1.9	V
Input Current	IN{ON}	3	ULN-2812A	$V_{IN} = 17 V$		0.82	1.25	mΑ
			ULN-2813A	$V_{IN} = 3.85 \text{ V}$	_	0.93	1.35	mΑ
			ULN-2814A	$V_{IN} = 5.0 \text{ V}$	1	0.35	0.5	mΑ
				$V_{IN} = 12 V$	1	1.0	1.45	mΑ
İ			ULN-2815A	$V_{IN} = 3.0 \text{ V}$	-	1.5	2.4	mΑ
	I <sub>IN(OFF)</sub>	4	All	$I_{C} = 500 \mu\text{A},  T_{A} = 70^{\circ}\text{C}$	50	65	_	μΑ
Input Voltage	V <sub>IN(QN)</sub>	5	ULN-2812A	$V_{CE} = 2.0 \text{ V}, I_{C} = 500 \text{ mA}$	_	-	17	V
			ULN-2813A	$V_{CE} = 2.0 \text{ V}, I_{C} = 250 \text{ mA}$	_		2.7	٧
				$V_{CE} = 2.0 \text{ V}, I_{C} = 300 \text{ mA}$		_	3.0	٧.
				$V_{CE} = 2.0 \text{ V}, I_{C} = 500 \text{ mA}$		_	3.5	٧
			ULN-2814A	$V_{CE} = 2.0 \text{ V}, I_{C} = 275 \text{ mA}$	_		7.0	٧
				$V_{CE} = 2.0 \text{ V}, I_{C} = 350 \text{ mA}$		_	8.0	٧
		i I		$V_{CE} = 2.0 \text{ V}, I_{C} = 500 \text{ mA}$	_		9.5	٧
			ULN-2815A	$V_{c\epsilon} = 2.0 \text{ V}, I_c = 500 \text{ mA}$	_	-	2.6	V
D-C Forward Current	h <sub>FE</sub>	2	ULN-2811A	$V_{ce} = 2.0 \text{ V}, I_{c} = 350 \text{ mA}$	1000	_	-	
Transfer Ratio				$V_{CE} = 2.0 \text{ V}, I_{C} = 500 \text{ mA}$	900	_		
Input Capacitance	CIN	-	All		-	15	25	pF
Turn-On Delay	ton		All	0.5 E <sub>in</sub> to 0.5 E <sub>out</sub>		0.25	1.0	μS
Turn-Off Delay	toff	-	All	0.5 E <sub>in</sub> to 0.5 E <sub>out</sub>		0.25	1.0	μS
Clamp Diode	l <sub>R</sub>	6	All	$V_R = 50 \text{ V}, T_A = 25^{\circ}\text{C}$			50	μΑ
Leakage Current				$V_{R} = 50 \text{ V}, T_{A} = 70^{\circ}\text{C}$		_	100	μΑ
Clamp Diode	V <sub>F</sub>	7	All	$l_F = 350 \text{ mA}$		1.7	2.0	٧
Forward Voltage			]	$I_F = 500 \text{ mA}$		2.1	2.5	٧

## **SERIES ULN-2820A**

## ELECTRICAL CHARACTERISTICS at 25°C (unless otherwise noted)

		Test	Applicable			Limi	ts	
Characteristic	Symbol	Fig.	Devices	Test Conditions	Min.	Тур.	Max.	Units
Output Leakage Current	i <sub>CEX</sub>	1A	All	$V_{CE} = 95 \text{ V}, T_{A} = 25^{\circ}\text{C}$	_	_	50	μΑ
				V <sub>CE</sub> = 95 V, T <sub>A</sub> = 70°C	_	_	100	μА
		1B	ULN-2822A	$V_{CE} = 95 \text{ V}, T_A = 70^{\circ}\text{C}, V_{IN} = 6.0 \text{ V}$		_	500	μΑ
			ULN-2824A	$V_{CE} = 95 \text{ V}, T_A = 70^{\circ}\text{C}, V_{IN} = 1.0 \text{ V}$		_	500	μА
Collector-Emitter	V <sub>CE(SAT)</sub>	2	All	$I_{\rm C} = 100  {\rm mA},  I_{\rm B} = 250  \mu {\rm A}$		0.9	1.1	٧
Saturation Voltage				$I_{C} = 200 \text{ mA}, I_{B} = 350 \mu\text{A}$		1.1	1.3	٧
				$I_C = 350 \text{ mA}, I_B = 500 \mu\text{A}$	_	1.3	1.6	V
Input Current	INON	3	ULN-2822A	$V_{IN} = 17 \text{ V}$		0.82	1.25	mΑ
			ULN-2823A	$V_{IN} = 3.85 V$		0.93	1.35	mΑ
			ULN-2824A	$V_{IN} = 5.0 V$	ı	0.35	0.5	mΑ
				$V_{IN} = 12 V$	1	1.0	1.45	mΑ
			ULN-2825A	$V_{IN} = 3.0 \text{ V}$	-	1.5	2.4	mΑ
	I <sub>IN(OFF)</sub>	4	Ali	$I_{C} = 500 \mu\text{A},  T_{A} = 70^{\circ}\text{C}$	50	65	_	μА
Input Voltage	V <sub>IN(ON)</sub>	5	ULN-2822A	$V_{CE} = 2.0 \text{ V}, I_{C} = 300 \text{ mA}$	_		13	٧
			ULN-2823A	$V_{CE} = 2.0 \text{ V}, I_{C} = 200 \text{ mA}$	İ	_	2.4	٧
				$V_{CE} = 2.0 \text{ V}, I_{C} = 250 \text{ mA}$			2.7	V
				$V_{CE} = 2.0 \text{ V}, 1_{C} = 300 \text{ mA}$	-	_	3.0	٧
		1	ULN-2824A	$V_{CE} = 2.0 \text{ V}, I_{C} = 125 \text{ mA}$	-	_	5.0	٧
				$V_{CE} = 2.0 \text{ V}, l_{C} = 200 \text{ mA}$	-		6.0	V
				$V_{CE} = 2.0 \text{ V}, I_{C} = 275 \text{ mA}$		_	7.0	V
				$V_{CE} = 2.0 \text{ V}, I_{C} = 350 \text{ mA}$	_	_	8.0	٧
			ULN-2825A	$V_{CE} = 2.0 \text{ V}, I_{C} = 350 \text{ mA}$	-		2.4	V
D-C Forward Current	h <sub>FE</sub>	2	ULN-2821A	$V_{CE} = 2.0 \text{ V}, I_{C} = 350 \text{ mA}$	1000		-	ļ
Transfer Ratio	ļ	ļ				1 5	ሳሮ	"Ē
Input Capacitance	CIN		All			15	25	pF
Turn-On Delay	ton	1	All	0.5 E <sub>in</sub> to 0.5 E <sub>out</sub>		0.25	1.0	μS
Turn-Off Delay	torr		All	0.5 E <sub>in</sub> to 0.5 E <sub>out</sub>		0.25	1.0	μS
Clamp Diode	I <sub>R</sub>	6	All	$V_R = 95 \text{ V}, T_A = 25^{\circ}\text{C}$				μA
Leakage Current	111	<del> </del>		$V_R = 95 \text{ V}, T_A = 70^{\circ}\text{C}$		1.7	100	μΑ
Clamp Diode Forward Voltage	V <sub>f</sub>	7	All	$I_F = 350 \text{ mA}$	-	1.7	2.0	V

## **TEST FIGURES**




FIGURE 1A




FIGURE 1B




FIGURE 2




FIGURE 3




FIGURE 4




FIGURE 5




FIGURE 6






FIGURE 7

COLLECTOR CURRENT
AS A FUNCTION OF SATURATION VOLTAGE




7


# COLLECTOR CURRENT AS A FUNCTION OF INPUT CURRENT




# ALLOWABLE AVERAGE POWER DISSIPATION AS A FUNCTION OF AMBIENT TEMPERATURE




# PEAK COLLECTOR CURRENT AS A FUNCTION OF DUTY CYCLE







# INPUT CURRENT AS A FUNCTION OF INPUT VOLTAGE




## SERIES ULN-2802A




SERIES ULN-2803A



SERIES ULN-2804A




SERIES ULN-2805A



OFF VOLTAGE BIAS FOR HIGH-VOLTAGE LOADS


TTL TO LOAD



BUFFER FOR HIGHER CURRENT LOADS

USE OF PULL-UP RESISTORS TO INCREASE DRIVE CURRENT


## TYPICAL DISPLAY INTERFACE



# UDN-2933B AND UDN-2934B 3-CHANNEL HALF-BRIDGE MOTOR DRIVERS

## **FEATURES**

- Output Currents to 1 A
- Output Voltages to 30 V
- Low Output-Saturation Voltage
- Transient-Protected Outputs
- Tri-State Outputs
- TTL or CMOS Compatible Inputs
- Reliable Monolithic Construction



Dwg, No. A-12,356

DEVELOPED for use in 3-phase brushless d-c motor applications, Types UDN-2933B and UDN-2934B provide drive capabilities to 1 A and 30 V. Saturated drivers provide for low output voltage drops at maximum rated current.

The 1 A half-bridge drivers differ only in input circuitry: Type UDN-2933B is compatible with TTL and 5 V CMOS; Type UDN-2934B is used with 12 V CMOS.

Monolithic construction and a 16-pin dual in-line package with centered heat-sink contact tabs enable

cost-effective and reliable systems designs supported by excellent power dissipation ratings, minimum size, and ease of installation. The package configuration allows easy attachment of an inexpensive heat sink. It fits a standard IC socket or printed wiring board layout.

Half-bridge drivers with Darlington outputs (Type UDN-2935Z and UDN-2950Z) are supplied in TO-220 power-tab packages for operation with load currents of up to 3.5 A.

# ABSOLUTE MAXIMUM RATINGS at + 25°C Free-Air Temperature

Motor Supply Voltage, V <sub>BB</sub>
(UDN-2933B)
(UDN-2934B)
Logic Input Voltage, V <sub>IN</sub>
Output Current, I <sub>OUT</sub> ± 1.0 Å
Package Power Dissipation, Po See Graph
Operating Temperature Range, $T_8$
Storage Temperature Range, T <sub>s</sub>

**⑨<sup>V</sup>**₿₿ ⊕<sup>V</sup>cc **ENABLE** (0) FUNCTIONAL BLOCK SOURCE SOURCE SOURCE A DIAGRAM QUTc @OUTA OUT B (5) **6** (4) 3 SINKA SINK SINK c **4 5** (Z 13)

GROUND

## **TRUTH TABLE**

Dwg.No. A-12,357

GROUND

#### Sink Driver Source Driver Enable Input Input Input Output Low High Low Low High Open Low Low Disallowed High Low Low High High Low Low High Any High Low Open Low Any High


# SOURCE DRIVERS SINK DRIVERS Dug. No. A-12,354

## TYPICAL COMMUTATION SEQUENCE

Drivers ON*	Motor Current	Elec. Degrees
1+4	AB	0
1 + 6	— CA	60
3 + 6	BC	120
3 + 2	— AB	180
5 + 2	CA	240
5+4	— BC	300

<sup>\*</sup>Enable input must be low; Source drivers are turned ON with a logic low, sink drivers are turned ON with a logic high.

# ALLOWABLE POWER DISSIPATION AS A FUNCTION OF AMBIENT TEMPERATURE



E

Dwg. No. A-11,793A

# ELECTRICAL CHARACTERISTICS at T $_A=+25^\circ$ C, V $_{BB}=30$ V, V $_{CC}=5$ V (UDN-2933B) or V $_{CC}=12$ V (UDN-2934B), T $_{TAB}\leq+70^\circ$ C

		Applicable			mits		
Characteristic	Symbol	Devices	Test Condtions	Min.	Тур.	Max.	Units
Output Leakage Current	I <sub>CEX</sub>	Both	All Drivers OFF, V <sub>out</sub> = 0 V		<b>-</b> 5.0	-100	μΑ
			All Drivers OFF, V <sub>out</sub> = 30 V	_	5.0	100	μΑ
Output Saturation Voltage	V <sub>CE(SAT)</sub>	Both	$I_{\text{OUT}} = -100 \text{ mA}$		0.80	1.1	٧
			I <sub>out</sub> = 100 mA		0.08	0.2	٧
			$I_{\text{OUT}} = -250 \text{ mA}$		0.90	1.2	٧
			$I_{OUT} = 250 \text{ mA}$		0.13	0.3	٧
			$I_{\text{OUT}} = -500 \text{ mA}$		1.1	1.5	٧
			$I_{OUT} = 500 \text{ mA}$		0.25	0.6	٧
			$I_{\text{out}} = -800 \text{ mA}$		1.3	1.8	٧
			$I_{\text{out}} = 800 \text{ mA}$		0.45	0.8	٧
Output Sustaining Voltage	V <sub>CE(SUS)</sub>	Both	$I_{OUT} = \pm 800 \text{ mA, L} = 3 \text{ mH}$	30	_		٧
Motor Supply Current	l <sub>BB</sub>	Both	All Drivers OFF	_	50	200	μA
			1 Source + 1 Sink ON, No Loads		1.0	1.3	mA
Clamp Diode Forward Voltage	$V_{F}$	Both	$I_F = 500 \text{ mA}$		1.3	2.0	٧
			I <sub>F</sub> = 800 mA	_	1.3	2.0	V
Logic Input Voltage	V <sub>INCO</sub>	UDN-2933B		2.4			٧
		UDN-2934B		8.0		_	٧
	V <sub>IN(0)</sub>	UDN-2933B		<u> </u>		0.8	٧
_		UDN-2934B				4.0	٧
Logic Input Current	$I_{\mathfrak{M}(1)}$	UDN-2933B	$V_{IN} = 2.4 \text{ V}$	_	<1.0	10	μΑ
		UDN-2934B	$V_{IN} = 8.0 \text{ V}$		<1.0	10	μA
	I <sub>IN(0)</sub>	Both	$V_{IN} = 0.8 V$	_	<b>–</b> 50	- 300	μΑ
Logic Supply Current	l <sub>oc</sub>	Both	All Drivers OFF		1.7	3.0	mA
			I Source + 1 Sink ON		30	40	mA
Output Rise Time	t,	Both	$I_{OUT} = -500 \text{ mA}, V_{BB} = 20 \text{ V}$		250		ns
			$I_{OUT} = 500 \text{ mA}, V_{BB} = 20 \text{ V}$		30	_	ns
Output Fall Time	t <sub>1</sub>	Both	$I_{DUT} = -500 \text{ mA}, V_{BB} = 20 \text{ V}$		500		ПЅ
			$I_{OUY} = 500 \text{ mA}, V_{BB} = 20 \text{ V}$		50		ЛЅ

NOTES: 1. Each driver is tested separately.
2. Positive (negative) current is defined as going into (coming out of) the specified device pin.

## UDN-2956A AND UDN-2957A HIGH-VOLTAGE, HIGH-CURRENT SOURCE DRIVERS

## **FEATURES**

- 500 mA Output Source Current
- 50 V Output Sustaining Voltage
- Output Transient Protection
- 6-16 V PMOS,CMOS Input—UDN-2956A
- TTL, DTL, 5 V CMOS input-UDN-2957A
- Plastic or Cer-DIP Package


COMPRISED of five common-collector NPN Darlington output stages, associated commonbase PNP input stages, and a common ENABLE stage, the UDN-2956A and UDN-2957A high-voltage, high-current source drivers are used to switch the ground end of loads that are directly connected to a negative supply. Typical loads include telephone relays, PIN diodes, and LEDs.

Both devices will sustain output OFF voltages of -80 V and will source currents to -500 mA per driver. Under normal operating conditions, these units will sustain load currents of -200 mA on each of the five drivers simultaneously at ambient temperatures up to  $+70^{\circ}$ C.

The UDN-2956A driver is intended for use with MOS (PMOS or CMOS) logic input levels operating with supply voltages from 6 V to 16 V. The UDN-2957A driver has appropriate input-current limiting resistors for operation from TTL, Schottky TTL, DTL, and 5 V CMOS. With either device, the input and ENABLE levels must both be biased towards the positive supply to activate the output load.

Integral transient-suppression diodes allow these devices to be used with inductive loads without adding discrete diodes. In order to maintain isolation between drivers, the substrate should be connected to the most negative supply.

Input connections are on one side of the dual inline package, output connections on the other side to simplify printed wiring board layout.



Dwg. No. A-10,229A

The UDN-2956A and UDN-2957A high-voltage, high-current drivers are supplied in 14-lead dual in-line packages conforming to JEDEC outline TO-116 (MO-001AA). These devices can also be ordered in ceramic/glass (cer-DIP) hermetic packages by changing the last character of the part number from 'A' to 'R.' Except for slightly reduced package power dissipation capability, devices in cer-DIP hermetic packages have electrical ratings ide. .cal to those in plastic packages and are pin compatible with them.

## ABSOLUTE MAXIMUM RATINGS at +25°C Free-Air Temperature (Reference Pin 7)


Supply Voltage, V <sub>EE</sub>
input Voltage, $V_{iN}$ (UDN-2956A) + 20 V
(UDN-2957A) + 10 V
Output Current, I <sub>out</sub>
Power Dissipation, P <sub>D</sub> (any one driver) 1.0 W
(total package) 2.0 W*
Operating Temperature Range, $T_A  cdots  cdots - 20^{\circ}\text{C}$ to $+85^{\circ}\text{C}$
Storage Temperature Range, $T_s$


<sup>\*</sup>Derate at the rate of 16.67 mW/°C above 25°C.

# ELECTRICAL CHARACTERISTICS at $T_A = + 25 ^{\circ} C$ , $V_{ENABLE} = V_{IM}$ (unless otherwise specified)

		Applicable		
Characteristic	Symbol	Devices	Test Conditions	Limit
Output Leakage Current	I <sub>CEX</sub>	UDN-2956A	$V_{IN} = V_{ENABLE} = 0.4 \text{ V}, V_{OUT} = -80 \text{ V}, T_A = +70^{\circ}\text{C}$	-200 μA Max.
			$V_{\text{IN}} = 0.4 \text{ V}, V_{\text{ENABLE}} = 15 \text{ V}, V_{\text{OUT}} = -80 \text{ V}, T_{\text{A}} = +70^{\circ}\text{C}$	-200 μA Max.
			$V_{IN} = 15 \text{ V}, V_{\text{ENABLE}} = 0.4 \text{ V}, V_{\text{OUT}} = -80 \text{ V}, T_{A} = +70 ^{\circ}\text{C}$	-200 μA Max.
		UDN-2957A	$V_{IN} = V_{ENABLE} = 0.4 \text{ V}, V_{OUT} = -80 \text{ V}, T_A = +70^{\circ}\text{C}$	−200 μA·Max.
			$V_{IN} = 0.4 \text{ V}, V_{ENABLE} = 3.85 \text{ V}, V_{OUT} = -80 \text{ V}, T_A = +70 ^{\circ}\text{C}$	-200 μA Max.
			$V_{IN} = 3.85 \text{ V}, V_{EMABLE} = 0.4 \text{ V}, V_{OUT} = -80 \text{ V}, T_A = 70^{\circ}\text{C}$	-200 μA Max.
Collector-Emitter	V <sub>CE(SAT)</sub>	UDN-2956A	$V_{IN} = 6.0 \text{ V}, I_{OUT} = -100 \text{ mA}$	- 1.20 V Max.
Saturation Voltage			$V_{IN} = 7.0 \text{ V}, I_{OUT} = -175 \text{ mA}$	— 1.35 V <b>Мах</b> .
			$V_{IN} = 10 \text{ V}, I_{OUT} = -350 \text{ mÅ}$	— 1.70 V Max.
		UDN-2957A	$V_{IN} = 2.4 \text{ V}, I_{OUT} = -100 \text{ mA}$	- 1.20 V Max.
			$V_{IN} = 2.7 \text{ V}, I_{OUT} = -175 \text{ mA}$	— 1.35 V Max.
<u>-</u>			$V_{IN} = 3.9 \text{ V}, I_{OUT} = -350 \text{ mA}$	— 1.70 V Мах.
Input Current	I <sub>sh(ON)</sub>	UDN-2956A	$V_{IN} = 6.0 \text{ V}, V_{DUT} = -2.0 \text{ V}$	650 μA Max.
			$V_{IN} = 15 \text{ V}, V_{OUT} = -2.0 \text{ V}$	1.85 mA Max.
		UDN-2957A	$V_{IN} = 2.4 \text{ V}, V_{OUT} = -2.0 \text{ V}$	675 μA Max.
			$V_{IN} = 3.85 \text{ V}, V_{OUT} = -2.0 \text{ V}$	1.40 mA Max.
	I <sub>IN(OFF)</sub>	ALL	$I_{OUT} = -500 \mu\text{A},  T_{A} = +70^{\circ}\text{C}$	50 μA Min.
Output Source Current	l <sub>out</sub>	UDN-2956A	$V_{IN} = 5.0 \text{ V}, V_{DUT} = -2.0 \text{ V}$	—125 mA Min.
	,		$V_{IN} = 6.0 \text{ V}, V_{OUT} = -2.0 \text{ V}$	-200 mA Min.
			$V_{IN} = 7.0 \text{ V}, V_{OUT} = -2.0 \text{ V}$	-250 mA Min.
			$V_{IN} = 8.0 \text{ V}, V_{OUT} = -2.0 \text{ V}$	-300 mA Min.
			$V_{IN} = 9.0 \text{ V}, V_{OUT} = -2.0 \text{ V}$	−350 mA Min.
		UDN-2957A	$V_{IN} = 2.4 \text{ V}, V_{DUT} = -2.0 \text{ V}$	—125 mA Min.
			$V_{IN} = 2.7 \text{ V}, V_{OUT} = -2.0 \text{ V}$	—200 mA Min.
			$V_{IN} = 3.0 \text{ V}, V_{OUT} = -2.0 \text{ V}$	−250 mA Min.
			$V_{IN} = 3.3 \text{ V}, V_{OUT} = -2.0 \text{ V}$	—300 mA Min,
			$V_{IN} = 3.6 \text{ V}, V_{OUT} = -2.0 \text{ V}$	—350 mA Min.
Output Sustaining	V <sub>CE(SUS)</sub>	UDN-2956A	$V_{IR} = 0.4 \text{ V}, I_{OUT} = -25 \text{ mA}$	50 V Min.
Voltage		UDN-2957A	$V_{IN} = 0.4 \text{ V}, I_{OUT} = -25 \text{ mA}$	50 V Min.
Clamp Diode	I <sub>R</sub>	ALL	$V_R = 80 \text{ V}$	50 μA Max.
Leakage Current	"		· · · ·	, , , , , , , , ,
Clamp Diode	V <sub>F</sub>	ALL	l <sub>s</sub> = 350 mA	2.0 V Max.
Forward Voltage				
Turn-On Delay	t <sub>on</sub>	ALL	$0.5 E_{in}$ to $0.5 E_{out}$ , $R_L = 400 \Omega$ C <sub>T</sub> = 25 pF	4.0 μs Max.
Turn-Off Delay	topp	ALL	$0.5 E_{in} \text{ to } 0.5 E_{out}, R_L = 400 \Omega C_T = 25 \text{ pF}$	10 μs Max.

# INPUT CURRENT AS A FUNCTION OF INPUT VOLTAGE







3---60


2

Ε

# ALLOWABLE PEAK OUTPUT CURRENT AS A FUNCTION OF DUTY CYCLE







## SERIES UDN-2980A HIGH-VOLTAGE, HIGH-CURRENT SOURCE DRIVERS


### **FEATURES**

- TTL, DTL, PMOS, or CMOS Compatible Inputs
- 500 mA Output Source Current Capability
- Transient-Protected Outputs
- Output Breakdown Voltage to 80 V

R ECOMMENDED for applications requiring separate logic and load grounds, load supply voltage to +80 V, and load currents to 500 mA, Series UDN-2980A source drivers are used as interfaces between standard low-power digital logic and relays, solenoids, stepping motors, and LEDs.

Under normal operating conditions, these devices will sustain 120 mA continuously for each of the eight outputs at an ambient temperature of  $+50^{\circ}$ C and a supply of +15 V. All devices in this series incorporate input current limiting resistors and output transient suppression diodes.

Type UDN-2981A and UDN-2983A drivers are for use with +5 V logic systems — TTL, Schottky TTL, DTL, and 5 V CMOS. Type UDN-2982A and UDN-2984A drivers are intended for MOS interface (PMOS and CMOS) operating from supply voltages



of 6 to 16 V. Types UDN-2981A and UDN-2982A will withstand a maximum output off voltage of +50 V, while Types UDN-2983A and UDN-2984A will withstand an output voltage of +80 V. In all cases, the output is switched on by an active high input level.


Series UDN-2980A high-voltage, high-current source drivers are supplied in 18-lead dual in-line packages. On special order, hermetically-sealed versions of these devices (with reduced package power dissipation capability) can also be furnished.


# ABSOLUTE MAXIMUM RATINGS at 25°C Free-Air Temperature

Output Voltage Range, $V_{CE}$ (UDN-2981A & UDN-2982A)
Input Voltage, V <sub>IN</sub> (UDN-2981A & UDN-2983A)
(UDN-2982A & UDN-2984A)
Output Current, I <sub>out</sub>
Power Dissipation, Pp (any one driver)
(total package)
Operating Temperature Range, $T_A$
Storage Temperature Range, T <sub>s</sub>

## ONE OF EIGHT DRIVERS

# POWER DISSIPATION AS A FUNCTION OF AMBIENT TEMPERATURE





Dwg. No. A-11,112A

## ELECTRICAL CHARACTERISTICS at $T_{A}=+25^{\circ}\text{C}$ (unless otherwise specified)

		Applicable		Test	Test Limit		mit	it
Characteristic	Symbol	Devices	Test Conditions	Fig.	Min.	Тур.	Max.	Units
Output Leakage Current	I <sub>CEX</sub>	UDN-2981/82A	$V_{IN} = 0.4 \text{ V}^*, V_S = 50 \text{ V}, T_A = +70^{\circ}\text{C}$	1	_	ļ	200	μΑ
		UDN-2983/84A	$V_{IN} = 0.4 V^*, V_S = 80 V, T_A = +70^{\circ}C$	1			200	μΑ
Collector-Emitter		-	$V_{IN} = 2.4 \text{ V}, I_{OUT} = -100 \text{ mA}$	2		1.6	1.8	٧
Saturation Voltage	$V_{CE(SAT)}$	All	$V_{IN} = 2.4 \text{ V}, I_{OUT} = -225 \text{ mA}$	2		1.7	1.9	V
			$V_{IN} = 2.4 \text{ V}, I_{OUT} = -350 \text{ mA}$	2		1.8	2.0	٧
		UDN-2981/83A	$V_{IN} = 2.4 \text{ V}$	3	-	140	200	μΑ
Input Current	I <sub>IN(ON)</sub>		V <sub>IN</sub> = 3.85 V	3	-	310	450	μĀ
		UDN-2982/84A	$V_{IN} = 2.4 V$	3	_	140	200	μA
			$V_{IN} = 12 \text{ V}$	3	_	1.25	1.93	mA
Output Source Current	lour	UDN-2981/83A	$V_{IN} = 2.4 \text{ V}, V_{CE} = 2.0 \text{ V}$	2	-350			mΑ
		UDN-2982/84A	$V_{IN} = 2.4 \text{ V}, V_{CE} = 2.0 \text{ V}$	2	-350	_		mÁ
Supply Current	l <sub>s</sub>	UDN-2981/82A	$V_{IN} = 2.4 \text{ V*}, V_{S} = 50 \text{ V}$	4			10	mA
(Outputs Open)		UDN-2983/84A	$V_{iN} = 2.4 V^*, V_S = 80 V$	4	_		10	mΑ
Clamp Diode	I <sub>R</sub>	UDN-2981/82A	$V_R = 50 \text{ V}, V_{IN} = 0.4 \text{ V}^*$	5		<b></b> -,	50	μΑ
Leakage Current		UDN-2983/84A	$V_R = 80 \text{ V}, V_{IN} = 0.4 \text{ V}^*$	5	_	_	50	$\mu$ A
Clamp Diode	$V_{f}$	All	$I_F = 350 \text{ mA}$	6		1.5	2.0	V
Forward Voltage								
Turn-On Delay	t <sub>on</sub>	All	0.5 $E_{IN}$ to 0.5 $E_{OUT}$ , $R_L = 100\Omega$ ,		_	1.0	2.0	μs
			$V_s = 35 V$					•
Turn-Off Delay	t <sub>OFF</sub>	All	$0.5 \; E_{IN} \; \text{to} \; 0.5 \; E_{OUT}, \; R_{L}' = \; 100 \Omega,$	_		5.0	10	μ\$
			$V_s = 35 \text{ V}$			j		,

<sup>\*</sup>All Inputs Simultaneously

## **TEST FIGURES**




Figure 1




Figure 2




Figure 3




Figure 4




Figure 5







Figure 6


## ALLOWABLE PEAK COLLECTOR CURRENT AS A FUNCTION OF DUTY CYCLE TYPE UDN-2981A/82A






## ALLOWABLE PEAK COLLECTOR CURRENT AS A FUNCTION OF DUTY CYCLE SERIES UDN-2980A






## ALLOWABLE PEAK COLLECTOR CURRENT AS A FUNCTION OF DUTY CYCLE TYPES UDN-2983A/84A




Ľ

# INPUT CURRENT AS A FUNCTION OF INPUT VOLTAGE



## TYPICAL ELECTROSENSITIVE PRINTER APPLICATION



TYPICAL VALUES:  $V_S = 50 \text{ V}$   $I_{OUT} = 200\text{-}300 \text{ mA}$ 

## UDN-2985A AND UDN-2986A 8-CHANNEL SOURCE DRIVERS

#### **FEATURES**

- TTL, DTL, PMOS, or CMOS Compatible Inputs
- 250 mA Output Source Current Capability
- Output Transient-Suppression Diodes
- 30 V Minimum Output Breakdown Voltage
- Low Output-Saturation Voltage

Recommended for applications requiring separate logic and load grounds, load supply voltages to 30 V, and load currents to 250 mA, the UDN-2985A and UDN-2986A source drivers are used as interface between standard low-power digital logic and LEDs, relays and solenoids. The outputs feature saturated transistors for low collector-emitter saturation voltages.

The UDN-2985A driver is for use with 5 V logic systems—TTL, Schottky TTL, DTL, and CMOS. The UDN-2986A is intended for MOS interface (PMOS and CMOS) operating from supply voltages of 6 to 16 V. Both devices have a minimum output breakdown rating of 30 V with a minimum output sustaining voltage of 15 V. In all cases, the output is switched ON by an active high input level.


Under normal operating conditions, these devices can source up to 120 mA for each of the eight outputs at an ambient temperature of 75°C and a supply voltage of 15 V. Both devices incorporate input current-limiting resistors and output transient suppression diodes.

The UDN-2985A and UDN-2986A source drivers are supplied in 18-lead dual in-line packages. All inputs are on one side of the package, output pins on the other, to simplify printed wiring board layout.

# ABSOLUTE MAXIMUM RATINGS at $T_A = 25$ °C


Driver Supply Voltage, V <sub>5</sub>	30 V
Continuous Output Current, I OUT	250 mA
Input Voltage, V <sub>IN</sub>	
Package Power Dissipation, Pp	
Operating Temperature Range, T <sub>A</sub>	20°C to +85°C
Storage Temperature Range, T <sub>s</sub>	5°C to +150°C

<sup>\*</sup>Derate at the rate of 18 mW/°C above  $T_A = 25$ °C



Dwg. No. A-10, 243

# PARTIAL SCHEMATIC DIAGRAM 1 of 8 Drivers




ELECTRICAL CHARACTERISTICS AT  $T_{\scriptscriptstyle A} = 25\,^{\circ}$  C,  $V_{\scriptscriptstyle S} = 30$ V (unless otherwise noted)

		Applicable		Limits			
Characteristic	Symbol	Devices	Test Conditions	Min,	Тур.	Max.	Units
Output Leakage Current	I <sub>CEX</sub>	Both	$V_{IN} = 0.4 \text{ V}, V_{OUT} = 0 \text{ V}$	_	<-1.0	-100	μΑ
Output Sustaining Voltage	V <sub>CE(sus)</sub>	Both	$I_{\text{out}} = -120 \text{ mA, L} = 3 \text{ mH}$	15	_	-	٧
Output Saturation	V CE(SAT)	UDN-2985A	$V_{IN} = 2.4 \text{ V, } I_{OUT} = -60 \text{ mA}$	_	0.8	1.1	٧
Voltage			$V_{IN} = 2.4 \text{ V, } I_{QUT} = -120 \text{ mA}$	_	0.9	1.2	٧
		UDN-2986A	$V_{IN} = 4.0 \text{ V}, I_{OUT} = -60 \text{ mA}$		0.8	1.1	٧
			$V_{IN} = 4.0 \text{ V, } 1_{OUT} = -120 \text{ mA}$		0.9	1.2	V
Input Current	IN(DN)	UDN-2985A	$V_{IN} = 2.4 \text{ V}$	_	90	225	μΑ
			$V_{IN} = 5.0 \text{ V}$	_	280	650	μΑ
		UDN-2986A	$V_{IN} = 4.0 \text{ V}$	-	90	250	μΑ
			$V_{IN} = 15 \text{ V}$	-	450	1150	μΑ
	I <sub>IN(DFF)</sub>	Both	$V_{IN} = 0.4 \text{ V}$	_	10	15	μΑ
Supply Current (outputs open)	l <sup>2</sup>	Both	$V_{s} = 30 \text{ V}, V_{IN} = 2.4 \text{ V}$	_	10	15	mA
Clamp Diode Leakage Current	I <sub>R</sub>	Both	$V_{R} = 30 \text{ V}, T_{A} = 70^{\circ}\text{C}$	_	<1.0	50	μΑ
Clamp Diode Forward Voltage	V <sub>F</sub>	Both	I <sub>F</sub> = 120 mA	_	1.1	2.0	V
Turn-On Delay	ton	Both			0.5	1.0	μs
Turn-Off Delay	toff	Both			5.0	10	μs

NOTE: Negative current is defined as coming out of (sourcing) the specified device pin.

## **COMMON-CATHODE LED DRIVER**



3—70

## UDN-2987A 8-CHANNEL SOURCE DRIVER

## With Over-Current Protection


## **FEATURES**

- 350 mA Output Source Current
- Over-Current Protected
- Internal Ground Clamp Diodes
- Output Breakdown Voltage 35 V, Minimum
- TTL, DTL, PMOS, or CMOS Compatible Inputs
- Internal Thermal Shutdown

Providing over-current protection for each of its eight sourcing outputs, the UDN-2987A driver is used as an interface between standard low-level logic and relays, motors, solenoids, LEDs and incandescent lamps. The device includes thermal shutdown and output transient protection/clamp diodes for use with sustaining voltages to 35 V.

In this driver, each channel includes a latch to turn OFF that channel if the maximum channel current is exceeded. All channels are disabled if the thermal shutdown is activated. A common FAULT output is used to indicate either chip thermal shutdown or any over-current condition. All outputs are enabled by pulling the common OE/R input high. When OE/R is low, all outputs are inhibited and the eight latches are reset. The UDN-2987A is supplied in a 20-lead dual in-line plastic package.

Under normal operating conditions each of eight outputs will source in excess of 100 mA continuously at an ambient temperature of 25°C and a supply of 35 V. The over-current fault circuit will protect the device from short-circuits to ground with supply voltages of up to 35 V.



Dwg. No. A-13,265

The inputs are compatible with 5 V and 12 V logic systems—TTL, Schottky TTL, DTL, PMOS, and CMOS. In all cases, the output is switched on by an active high input level.

# ABSOLUTE MAXIMUM RATINGS at $T_A = +25^{\circ}C$

Driver Supply Voltage, V <sub>s</sub>
Output Sustaining Voltage, V <sub>CE(SUS)</sub>
Continuous Output Current, I <sub>OUT</sub> 500 mA*
FAULT Output Voltage, V <sub>CE</sub>
FAULT Output Current, Ic
Input Voltage, V <sub>ix</sub>
Package Power Dissipation, Pp See Graph
Operating Temperature Range, $T_A  cdots - 20^{\circ}\text{C}$ to $+85^{\circ}\text{C}$
Storage Temperature Range, T <sub>s</sub>

<sup>\*</sup>Outputs are disabled at approximately - 500 mA per driver.


ONE OF EIGHT DRIVERS
COMMON CONTROL

THERMAL
SHUTDOWN

Dwg, No. A-13,286

FUNCTIONAL BLOCK DIAGRAM

# ALLOWABLE POWER DISSIPATION AS A FUNCTION OF AMBIENT TEMPERATURE



Dwg. No. A-11,112A


# ELECTRICAL CHARACTERISTICS at $T_A=25^{\circ}\text{C}$ , $V_{0E}=2.4~\text{V}$ , $V_5=35~\text{V}$ unless otherwise noted.

			Limits			
Characteristic	Symbol	Test Conditions	Min.	Тур.	Max.	Units
Functional Supply Range	Vs		7.0		35	٧
Output Leakage Current	I <sub>CEX</sub>	$V_{IN} = 0.4 V^{*}$	_	<-5	- 200	μΑ
Output Sustaining Voltage	V <sub>CE(SUS)</sub>	$I_{OUT} = -350 \text{ mA}, L = 2.0 \text{ mH}$	35			V
Output Saturation Voltage	V <sub>OUT(SAT)</sub>	$V_{IN} = 2.4 \text{ V}, I_{OUT} = -100 \text{ mA}$	<u> </u>	1.6	1.8	٧
		$V_{IN} = 2.4 \text{ V}, I_{QUT} = -225 \text{ mA}$		1.7	1.9	٧
		$V_{IN} = 2.4 \text{ V}, I_{OUT} = -350 \text{ mA}$		1.8	2.0	٧
Channel Shutdown Threshold	I <sub>M</sub>	$V_{IN} = 2.4 \text{ V}$	<b>-</b> 400	<b>-</b> 500		mΑ
FAULT Leakage Current	I <sub>CEX</sub>	$V_{cc} = 35 \text{ V}$		<1.0	100	μΑ
FAULT Saturation Voltage	V <sub>CE(SAT)</sub>	$I_c = 30 \text{ mA}$		0.3	0.8	٧
Input Voltage	V <sub>INCONI</sub>		2.4	_		٧
	V <sub>IN(OFF)</sub>				0.4	
Input Current	IN(ON)	$V_{IN} = 2.4 \text{ V}$		125	170	μΑ
		$V_{iN} = 5.0 \text{ V}$	<u> </u>	840	1020	μΑ
		$V_{IN} = 12 V$	_	1500	1800	μΑ
	I <sub>IN(OFF)</sub>	$V_{IN} = 0.4 \text{ V}$		_	15	μA
Clamp Diode Leakage Current	I <sub>R</sub>	$V_R = 35 \text{ V}, T_A = 70^{\circ}\text{C}$		_	50	μΑ
Clamp Diode Forward Voltage	V <sub>F</sub>	$I_F = 350 \text{ mA}$		1.5	1.8	٧
Supply Current	I <sub>S(ON)</sub>	V <sub>IN</sub> = 2.4 V*, Outputs Open	_	13	18	mA
	I <sub>S (OFF)</sub>	$V_{IN} = 0.4  V^*$		8.0	12	mΑ
Thermal Shutdown	T <sub>1</sub>		~—	165		°C
Thermal Hysteresis	Ţ		_	15		°C
Propagation Delay Time	t <sub>PLH</sub>	$R_L = 100\Omega$	1 —	0.3	0.6	μs
	t <sub>PHL</sub>	$R_L = 100\Omega$	<u> </u>	2.0	4.0	μS
Dead Time	t <sub>d</sub>	-		1.0		μŞ

<sup>\*</sup>All inputs simultaneously.


Е

# ALLOWABLE OUTPUT CURRENT AS A FUNCTION OF DUTY CYCLE



PERCENT DUTY CYCLE

Dwg, No. A-13,288



#### APPLICATIONS INFORMATION AND CIRCUIT DESCRIPTION

As with all power integrated circuits, the UDN-2987A has a maximum allowable output current rating. The  $500 \, \text{mA}$  rating does not imply that operation at that value is permitted or even obtainable. The channel output current trip point is specified as  $-400 \, \text{mA}$ , minimum; therefore, attempted operation at current levels greater than  $-400 \, \text{mA}$  may cause a fault indication and channel shutdown. The device is tested at a maximum of  $-350 \, \text{mA}$  and that is the recommended maximum output current per driver. It provides protection for current overloads or shorted loads up to  $35 \, \text{V}$ .

All outputs are enabled by pulling the OE/R input high. When OE/R is low or allowed to float (internal pull-down), all outputs are inhibited and the latches are reset. The latches are also reset during power-up, regardless of the state of the OE/R input.

The load current causes a small voltage drop across the internal low-value sense resistor. This voltage is compared to the voltage drop across a reference resistor with a constant current. The two resistors are matched to eliminate errors due to manufacturing tolerances or temperature effects. Each channel includes a comparator and its own latch. An over-current fault ( $V_{SENSE}$ ,  $> V_{REF}$ ) will set the affected latch and shut down only that channel. All other channels will continue to operate normally. The latch includes a 1  $\mu$ s delay ( $t_d$ ) to prevent unwanted triggering due to crossover currents generated when switching inductive loads. For an abrupt short circuit, the delay and output switching times will allow a brief, permissable current in excess of the trip current before the output driver is turned off.


A common thermal shutdown disables all outputs if the chip temperature exceeds +165°C. At thermal shutdown, all latches are reset. The outputs are disabled until the chip cools down to about +150°C (thermal hysteresis).

A common open-collector FAULT output is used to indicate any channel over-current condition or chip thermal shutdown.

3---75


-

#### **OVER-CURRENT FAULT SENSE**



Dwg. No. A-13,292

#### **OUTPUT CURRENT WAVESHAPES**



Dwg. No. A-13,293

# UDN-2993B DUAL H-BRIDGE MOTOR DRIVER

#### **FEATURES**

- ± 600 mA Output Current
- Output Voltage to 40 V
- Crossover Current Protection
- TTL/NMOS/CMOS Compatible Inputs
- Low Input Current
- Internal Clamp Diodes
- Plastic DIP With Heat-Sink Tabs (Machine Insertable)


BRUSHLESS D-C or bipolar stepper motors to 40 V and 500 mA per phase are economically driven with the Type UDN-2993B dual H-bridge driver. Each of the pair of full-bridge drivers has separate input level shifting, internal logic, source and sink drivers in an H-bridge configuration, and internal clamp diodes.

The device provides an internally-generated deadtime to prevent crossover currents during changes in load-current phase. Monolithic, space-saving construction offers reliability unobtainable with discrete components.

Except for supply voltages, the two H-bridges are independent. The ENABLE function is provided for each bridge to allow pulse-width (chopper) modulation with the use of external comparators. The chopper-drive mode is characterized by low power-dissipation levels and maximum efficiency.

A PHASE input to each bridge determines loadcurrent direction. In addition, the emitters from each bridge are externally available to allow the addition of current-sensing circuitry.

The Type UDN-2993B integrated circuit is supplied in a 16-pin dual in-line plastic package with a copper lead frame for optimum power dissipation without a heat sink. The lead configuration allows automatic insertion, fits a standard integrated circuit socket or printed wiring board layout, and enables



easy attachment of a heat sink for maximum powerhandling capability. The heat-sink tabs are at ground potential and require no insulation.


A full-bridge bipolar driver with a current rating of  $\pm 3.5$  A is supplied as Type UDN-2952B. It is described in Sprague Engineering Bulletin 29319.

## ABSOLUTE MAXIMUM RATINGS at $T_{\text{TAB}} \leq +70^{\circ}\text{C}$


Load Supply Voltage, V <sub>BB</sub>
Logic Supply Voltage, V <sub>DP</sub>
Logic Input Voltage Range,
$V_{PHASE}$ or $V_{ENABLE}$
Output Current, $I_{out}$
Sink Driver Emitter Voltage, V <sub>E</sub>
Package Power Dissipation, Pp See Graph
Operating Temperature Range, $T_A \dots -20^{\circ}C$ to $+85^{\circ}C$
Storage Temperature Range, $T_s$ – 55°C to + 150°C

NOTE: Output current rating may be limited by chopping frequency, ambient temperature, air flow, and heat sinking. Under any set of conditions, do not exceed the specified maximum current and a junction temperature of +150°C.

## FUNCTIONAL BLOCK DIAGRAM (ONE OF TWO DRIVERS)



## ALLOWABLE POWER DISSIPATION AS A FUNCTION OF AMBIENT TEMPERATURE



Ξ

Dwg. No. A-11,793A

To maintain isolation between integrated circuit components and to provide for normal transistor operation, the ground tab must be connected to the most negative point in the external circuit.


#### TRUTH TABLE

Enable Input	Phase Input	Output 1	Output 2
High	Hìgh	Low	High
High	Low	High	Low
Low	High	Low	Open
Low	Low	Open	Low

## ELECTRICAL CHARACTERISTICS at T $_{\rm A}=+25^{\rm o}$ C, V $_{\rm BB}=40$ V, V $_{\rm DD}=5$ V, V $_{\rm E}=0$ V, T $_{\rm TAB}\leq+70^{\rm o}$ C Figure 1 (unless otherwise noted)

····				Lim	its	
Characteristic	Symbol	Test Conditions	Min.	Тур.	Max.	Units
Output Drivers						
Operating Voltage Range	V <sub>BB</sub>		10		40	V
Output Leakage Current	I <sub>CEX</sub>	$V_{ENABLE} = 0.8 \text{ V}, V_{DUT} = V_{BB}, \text{ Note 2}$		<1.0	10	μΑ
		$V_{ENABLE} = 0.8 \text{ V}, V_{OUT} = 0 \text{ V}, \text{ Note 2}$		<-1.0	<b>-10</b>	μΑ
Output Saturation Voltage	V <sub>CE(SAT)</sub>	$V_{ENABLE} = 2.4 \text{ V}, I_{OUT} = 500 \text{ mA}$		1.6	1.8	V
	$V_{ENABLE} = 2.4 \text{ V, } I_{OUT} = -5$				2.0	٧
Output Sustaining Voltage	V <sub>CE(SUS)</sub>	$I_{out} = \pm 500$ mA, Figure 2, Note 2	40	50	_	٧
Motor Supply Current	I <sub>BB(ON)</sub>	V <sub>ENABLE</sub> = 2.4 V, Outputs Open, Note 2		1.0	3.0	mA
	BB(OFF)	V <sub>ENABLE</sub> = 0.8 V, Outputs Open, Note 2	_	<1.0	10	μΑ
Source Driver Rise Time	t,	$I_{\text{out}} = -500 \text{ mA}, V_{BB} = 30 \text{ V}$	_	75		ns
Source Driver Fall Time	t <sub>f</sub>	$I_{\text{OUT}} = -500 \text{mA}, V_{\text{BB}} = 30 \text{V}$	-	280		ns
Deadtime	t <sub>d</sub>	$l_{\text{DUT}} = \pm 500 \text{ mA}, V_{BB} = 30 \text{ V}$	_	1.5	_	μ\$
Clamp Diode Forward Voltage	V <sub>F</sub>	$I_F = 500  \text{mA}$	· —	1.6	1.8	γ
Control Logic (PHASE or ENABLE)			_			
Logic Input Current	l <sub>IN(1)</sub>	$V_{PHASE}$ or $V_{ENABLE} = 2.4 \text{ V}$		<1.0	10	μΑ
	I <sub>IN(0)</sub>	$V_{PHASE}$ or $V_{ENABLE} = 0.8 \text{ V}$	_	200	-300	μΑ
Logic Input Voltage	V <sub>IN(1)</sub>		2.4		_	٧
	V <sub>IN(0)</sub>			_	0.8	V
Logic Supply Current	I <sub>oo</sub>		_	14	20	mA
Turn-On Delay Time	t <sub>pd0</sub>	ENABLE Input to Source Drivers	-	250	_	ns
Turn-Off Delay Time	t <sub>pd1</sub>	ENABLE Input to Source Drivers	_	500	_	ns

NOTES: 1. Each driver is tested separately.
2. Test is performed with  $V_{\text{PHASE}} = 0.8 \text{ V}$  and then repeated for  $V_{\text{PHASE}} = 2.4 \text{ V}$ .
3. Negative current is defined as coming out of (sourcing) the specified device pin.



3---79

#### **TEST FIGURES**




FIGURE 1





FIGURE 2


3—80

2 2

### TYPICAL APPLICATION

## 2-PHASE BIPOLAR STEPPER MOTOR DRIVE (Chopper Mode)





## SERIES UDN-3610M DUAL 2-INPUT PERIPHERAL/POWER DRIVERS

#### **FEATURES**

- Four Logic Types
- DTL/TTL/PMOS/CMOS Compatible Inputs
- Low Input Current
- 300 mA Continuous Output Current
- Standoff Voltage of 80 V
- Pin-for-Pin Replacement for Series LM3600N
- Pin-for-Pin Replacement for SN75451BP through SN75454BP and 75461 through 75464

#### Description

These MINI-DIP dual 2-input peripheral power drivers are bipolar monolithic integrated circuits with AND, NAND, OR, or NOR logic gates and high-current switching transistors on the same chip. The two output transistors are capable of simultaneously sinking 300 mA continuously at ambient temperatures of up to  $+70^{\circ}$ C. In the OFF state, these drivers will withstand at least 80 V.

#### **Applications**

=

Series UDN-3600M dual drivers are ideally suited for interface between low-level or high-level logic and high-current/high-voltage loads. Typical applications include driving peripheral loads such as incandescent lamps, light-emitting diodes, memories, heaters, and other non-inductive loads of up to 600 mA (both drivers in parallel).

With appropriate external-diode transient-suppression, Series UDN-3600M drivers can also be used with inductive loads such as relays, solenoids, and stepping motors.

#### **ABSOLUTE MAXIMUM RATINGS**

Supply Voltage, V <sub>CC</sub> 7.0 V
Input Voltage, V <sub>IN</sub>
Output Off-State Voltage, Voff
Output On-State Sink Current, Ion
Power Dissipation, Pp
Each Driver 0.8 W
Derating Factor Above $T_A = 25^{\circ}C$
Operating Free-Air Temperature Range, $T_A$
Storage Temperature Range, To

#### RECOMMENDED OPERATING CONDITIONS

	Min.	Nom.	Max.	Units
Supply Voltage (V <sub>CC</sub> )	4.75	5.0	5.25	V
Operating Temperature Range	0	+25	+85	0°
Current into any output (ON state)		· ·	300	mA

#### INPUT PULSE CHARACTERISTICS

$V_{in(O)} = 0V$	t <sub>f</sub> = 7ns	$t_p = 1\mu s$
$V_{in(1)} = 3.5V$	$t_r = 14ns$	PRR = 500kHz

### **ELECTRICAL CHARACTERISTICS** over operating temperature range (unless otherwise noted)

		[	•	Test Condition	ns			Limit		}	
Characteristic	Symbol	Temp.	Vcc	Driven Input	Other Input	Output	Min.	Тур.	Max.	Units	Notes
"1" Input Voltage	$V_{in(1)}$		MIN	i i			2.0			V	<u> </u>
"O" Input Voltage	Vin(0)		MIN			<b></b>	l		0.8	V	
"0" Input Current	I <sub>in(O)</sub>	1	MAX	0.4 V	30 V	ŀ		<b>-</b> 50	<b>— 100</b>	μΑ	2
"1" Input Current	lin(1)		MAX	30 V	0 V	Ţ			10	μA	2
Input Clamp Voltage	Vi		MIN	—12 mA					-1,5	V	

## SWITCHING CHARACTERISTICS at $V_{CC}\,=\,5.0$ V, $T_A\,=\,25^{\circ}C$

				Lii	mits		]
Characteristic	Symbol	Test Conditions	Min.	Тур.	Max.	Units	Notes
Turn-on Delay Time	t <sub>pd0</sub>	V <sub>S</sub> = 70 V, R <sub>L</sub> = 465 ∷ (10 Watts) C <sub>L</sub> = 15 pF		200	500	ns	3
Turn-off Delay Time	t <sub>pd1</sub>	$V_S = 70 \text{ V, } R_L = 465 \Omega \text{ (10 Watts)}$ $C_L = 15 \text{ pF}$		300	750	กร	3


#### NOTES:


Typical values are at V<sub>CC</sub> = 5.0V, T<sub>A</sub> = 25°C.
 Each input tested separately.
 Voltage values shown in the test circuit waveforms are with respect to network ground terminal.
 Capacitance values specified include probe and test fixture capacitance.


## Type UDN-3611M Dual AND Driver

### ELECTRICAL CHARACTERISTICS over operating temperature range (unless otherwise noted)

			Test Conditions							Limits			
Characteristic	Symbol	Temp.	Vcc	Driven Input	Other Input	Output	Min.	Тур.	Max.	Units	Notes		
"1" Output Reverse Current	loff		MIN	2.0 V	2.0 V	80 V			100	μA			
			OPEN	2,0 V	2.0 V	80 V			100	μΑ			
"0" Output Voltage	Von		MIN	0.8 V	Vcc	100 mA		0.25	0.4	V			
			MIN	V 8.0	Vcc	300 mA		0.5	0,7	[ V			
"1" Level Supply Current	I <sub>CC(1)</sub>	NOM	MAX	5.0 V	5.0 V			8.0	12	mA	1, 2		
"O" Level Supply Current	I <sub>CC(0)</sub>	NOM	MAX	0 V	0 V			35	49	mÁ	1, 2		










## Type UDN-3612M Dual NAND Driver

#### **ELECTRICAL CHARACTERISTICS** over operating temperature range (unless otherwise noted)

		Test Conditions					Lir				
Characteristic	Symbol	Temp.	Vcc	Driven Input	Other Input	Output	Min.	Гур.	Max.	Units	Notes
"1" Output Reverse Current	loff		MIN	0,8 V	Vcc	80 V			100	μA	
,			OPEN	0.8 V	Vcc	80 V			100	μΑ	
"0" Output Voltage	Von		MIN	2.0 V	2,0 V	100 mA		0.25	0.4	٧	
			MIN	2.0 V	2.0 V	300 mA		0.5	0.7	V	
"1" Level Supply Current	1 <sub>CC(1)</sub>	NOM	MAX	0.0	0 V			12	14	mA	1, 2
"0" Level Supply Current	1cc(o)	МОМ	MAX	5.0 V	5.0 V			40	53	mA	1, 2








#### NOTES:


- 1. Typical values are at  $V_{CC}=5.0~V,\,T_A=25^{\circ}C.$  2. Per package.
- 3. Capacitance values specified include probe and test fixture capacitance.


## Type UDN-3613M Dual OR Driver

## **ELECTRICAL CHARACTERISTICS** over operating temperature range (unless otherwise noted)

		Test Conditions						Limits				
Characteristic	Symbol	Тетр.	Vcc	Driven Input	Other Input	Output	Min.	Тур.	Max.	Units	Notes	
"1" Output Reverse Current	l <sub>off</sub>		MIN	2.0 V	0 V	80 V	***		100	μА		
			OPEN	2.0 V	0 V	80 V			100	μА		
"0" Output Voltage	$V_{on}$		MIN	0.8 V	0:8 V	100 mA		0.25	0.4	V		
			MIN	0.8 V	0,8 V	300 mA		0.5	0.7	V		
"1" Level Supply Current	I <sub>CC(1)</sub>	NOM	MAX	5.0 V	5.0 V			8.0	13	mA	1, 2	
"0" Level Supply Current	Icc(0)	NOM	MAX	0 V	ÓΥ			36	50	mA	1.2	










## Type UDN-3614M Dual NOR Driver

### **ELECTRICAL CHARACTERISTICS** over operating temperature range (unless otherwise noted)

		Test Conditions						Limits					
Characteristic	Symbol	Temp.	Vcc	Driven Input -	Other Input	Output	Min.	Тур.	Max.	Units	Notes		
"1" Output Reverse Current	loff	•	MIN	V 8.0	0.8 V	80 V			100	μА			
			OPEN	0.8 V	0.8 V	80 V			100	μА			
"0" Output Voltage	Von		MIN	2.0 V	0 V	100 mA		0.25	0,4	V			
			MIN	2.0 V	0٧	300 mA		0.5	0.7	٧			
"1" Level Supply Current	lcc(1)	NOM	MAX	0.7	0 V			12	15	mA	1, 2		
"0" Level Supply Current	<sup>1</sup> cc(0)	NOM	MAX	5.0 V	5.0 V			40	50	ΜÁ	1, 2		







#### NOTES:

- Typical values are at V<sub>CC</sub> = 5.0 V, T<sub>A</sub> = 25°C.
  Per package.
  Capacitance values specified include probe and test fixture capacitance.

# SERIES UDN-5700A QUAD 2-INPUT PERIPHERAL/POWER DRIVERS

#### —Transient-Protected Outputs

#### **FEATURES:**

- · Four Logic Types
- DTL/TTL/PMOS/CMOS Compatible Inputs
- Low Input Current
- 300 mA Continuous Output Current
- Standoff Voltage of 80 V

#### Description

THESE 16-LEAD QUAD 2-input peripheral and power drivers are bipolar monolithic integrated circuits containing AND, NAND, OR, or NOR logic gates, high-current switching transistors, and transient-suppression diodes on the same chip. The four output transistors are capable of simultaneously sinking 300 mA continuously at ambient temperatures of up to +70°C. In the OFF state, these drivers will withstand at least 80 V.

#### **Applications**

Ē

Series UDN-5700A quad drivers are ideally suited for interface between low-level or high-level logic and high-current/high-voltage loads. Typical applications include driving peripheral loads such as incandescent lamps, light-emitting diodes, memories, and heaters.

The integral transient-suppression diodes allow their use with inductive loads such as relays, solenoids, or stepping motors without the need of discrete diodes. For non-inductive loads, the diode-common bus can be used for a convenient lamp test.

#### **ABSOLUTE MAXIMUM RATINGS**

Supply Voltage, $V_{CC}$
Output Off-State Voltage, Voff
Output On-State Sink Current, IoN
Suppression Diode Off-State Voltage, V <sub>OFF</sub>
Suppression Diode On-State Current, I <sub>ON</sub>
Power Dissipation, P <sub>D</sub>
Each Driver
Derating Factor Above 25°C
Operating Free-Air Temperature Range, T <sub>A</sub> 20°C to +85°C
Storage Temperature Range, T <sub>s</sub>

#### RECOMMENDED OPERATING CONDITIONS

	Min.	Nom.	Max.	Units
Supply Voltage (V <sub>cc</sub> ):	4.75	5.0	5.25	V
Operating Temperature Range	0	+25	+85	°C
Current into any output (ON state)	<u></u>		300	mA

#### INPUT PULSE CHARACTERISTICS

$V_{in(O)} = 0V$	t <sub>f</sub> □ 7n <b>s</b>	$t_p = 1\mu s$
$V_{in(1)} = 3.5V$	$t_r = 14 ns$	PRR = 500kHz

## **ELECTRICAL CHARACTERISTICS** over operating temperature range (unless otherwise noted)

	! L			Test Condition	ons			Limit	S		
Characteristic	Symbol	Temp.	Vcc	Driven Input	Other Input	Output	Min,	Тур.	Max.	Units	Notes
"1" Input Voltage	$V_{in(T)}$		MIN				2.0			l v	
"0" Input Voltage	V <sub>in(0)</sub>		MIN	**		<del>                                     </del>			0.8	V	
"0" Input Current	lin(0)		MAX	0.4 V	30 V			- 50	- 100	μA	2
"1" Input Current	lin(1)		MAX	30 V	0 V	<u> </u>	<b></b>		10	μΑ	2
Input Clamp Voltage	Vi		MIN	—12 mA					1,5	v v	

## SWITCHING CHARACTERISTICS at $V_{CC}=5.0~V,~T_A=25^{\circ}C$


				Li	mits	-	
Characteristic	Symbol	Test Conditions	Min.	Тур.	Max.	Units	Notes
Turn-on Delay Time	t <sub>pd0</sub>	$V_S = 70 \text{ V, } R_L = 465 \Omega \text{ (10 Watts)}$ $C_L = 15 \text{ pF}$		200	500	ns	3
Turn-off Delay Time	t <sub>pd1</sub>	$V_S = 70 \text{ V, } R_L = 465 \Omega \text{ (10 Watts)}$ $C_L = 15 \text{ pF}$		300	750	ns	3

Typical values are at V<sub>CC</sub> = 5.0V, T<sub>A</sub> = 25°C.
 Each input tested separately.
 Voltage values shown in the test circuit waveforms are with respect to network ground terminal.
 Capacitance values specified include probe and test fixture capacitance,

## Type UDN-5703A Quad OR Driver


## ELECTRICAL CHARACTERISTICS over operating temperature range (unless otherwise noted)

			T	est Conditio	эпс		Limits				
Characteristic	Symbol	Temp.	Vcc	Driven Input	Other Input	Output	Min,	Тур.	Max.	Units	Notes
"1" Output Reverse Current	l <sub>off</sub>		MIN	2.0 V	0 V	80 V			100	μA	
·			OPEN	2.0 V	0.0	80 V			100	μΑ	
"0" Output Voltage	Von		MIN	0.8 V	0.8 V	150 mA		0.35	0.5	٧	
, -			MEN	0.8 V	0.8 V	300 mA		0.5	0.7	٧	
Diode Leakage Current	I <sub>LK</sub>	NOM	NOM	0 V	0.0	OPEN			200	μA	3
Diode Forward Voltage Drop	Vo	NOM	NOM	Vcc	Vcc			1.5	1,75	٧	4
"1" Level Supply Current	Icc(1)	NOM	MAX	5.0 V	5.0 V			16	25	mA	1, 2
"O" Level Supply Current	I <sub>CC(0)</sub>	NOM	MAX	D V	0 V			72	100	mA	1, 2



## **ELECTRICAL CHARACTERISTICS** over operating temperature range (unless otherwise noted)


	i		Т	est Conditi	ons			Limits	i		
Characteristic	Symbol	Temp,	Vcc	Driven Input	Other Input	Output	Min,	Тур,	Max.	Units	Notes
"1" Output Reverse Current	l <sub>off</sub>		MIN	2.0 V	2.0 V	80 V			100	μA	
,			OPEN	2.0 V	2.0 V	80 V			100	μΑ	
"0" Output Voltage	Von		MIN	0,8 V	Vcc	150 mA		0.35	0.5	V	
			MIN	0.8 V	Vcc	300 mA		0.5	0.7	γ	1
Diode Leakage Current	ILK	NOM	NOM	ΟV	DV	OPEN			200	μΑ	3_
Diode Forward Voltage Drop	Vο	NOM	NOM	Vcc	Vcc			1,5	1.75	V	4
"1" Level Supply Current	Icc(1)	NOM	MAX	5.0 V	5.0 V			16	24	mA	1,2
"0" Level Supply Current	100(0)	NOM	MAX	0 V	0 V			70	98	mA	1, 2



## Type UDN-5707A Quad NAND Driver

## ELECTRICAL CHARACTERISTICS over operating temperature range (unless otherwise noted)


			Т	est Conditio	ons			Limit	s		
Characteristic .	Symbol	Temp.	Vcc	Driven Input	Other Input	Output	Min.	Тур,	Max.	Units	Notes
"1" Output Reverse Current	l <sub>off</sub>		MIM	0.8 V	Vcc	80 V			100	μА	
			OPEN	0.8 V	Vcc	80 V			100	μΑ	
"0" Output Voltage	Von		MIN	2.0 V	2.0 V	150 mA		0.35	0.5	V	
			MIM	2.0 V	2.0 V	300 mA		0.5	0,7	٧	
Diode Leakage Current	J <sub>LK</sub>	NOM	NOM	Vcc	Vcc	OPEN			200	μΑ	3
Diode Forward Voltage Drop	٧b	NOM	NOM	0.7	0 V			1.5	1.75	ν	4
"1" Level Supply Current	I <sub>CC(1)</sub>	NOM	MAX	0.0	0 V			24	30	mA	1, 2
"0" Level Supply Current	Icc(o)	NOM	MAX	5.0 V	5.0 V			80	106	mA	1, 2



## Type UDN-5733A Quad NOR Driver

#### **ELECTRICAL CHARACTERISTICS** over operating temperature range (unless otherwise noted)

			Test Conditions								
Characteristic Symbol	Temp.	Vcc	Driven Input	Other Input	Output	Min.	Тур.	Max,	Units	Notes	
"1" Output Reverse Current	loff		MIN	0.8 V	0.8 V	80 V			100	μА	
			OPEN	0.8 V	0.8 V	80 V			100	μA	1
"0" Output Voltage	Von		MIN	2,0 V	0 V	150 mA		0.35	0,5	V	
			MIN	2,0 V	0 V	300 mA		0.5	0.7	V	İ
Diode Leakage Current	I <sub>LK</sub>	NOM	NOM	Vcc	Vcc	OPEN			200	μА	3
Diode Forward Voltage Drop	σ۷	NOM	NOM	0 V	0 V			1.5	1.75	٧	4
"1" Level Supply Current	I <sub>CC(t)</sub>	NOM	MAX	0 V	0 V			24	30	mA	1, 2
"O" Level Supply Current	Icc(o)	NOM	MAX	5.0 V	5.0 V			80	100	mΑ	1, 2



#### NOTES:

- Typical values are at  $V_{CC}=5.0\,\text{V},\, T_A=25^\circ\text{C}.$  Per package. Diode leakage current measured at  $V_R=V_{\text{off(min)}}$ . Diode forward voltage drop measured at  $I_f=300\,\text{mA}$ . Capacitance values specified include probe and test fixture capacitance.

# SERIES UDN-5710M DUAL PERIPHERAL/POWER DRIVERS

#### —Transient Protected Outputs

#### **FEATURES**

- Four Logic Types
- DTL/TTL/PMOS/CMOS Compatible Inputs
- Low Input Current
- 300 mA Continuous Output Current
- Standoff Voltage of 80 V

#### Description

These mini-DIP dual peripheral and power drivers are bipolar monolithic integrated circuits incorporating AND, NAND, OR, or NOR logic gates, high-current switching transistors, and transient-suppression diodes on the same chip. The two output transistors are capable of simultaneously sinking 300 mA continuously at ambient temperatures of up to  $+70^{\circ}\text{C}$ . In the OFF state, these drivers will withstand at least 80 V.

#### **Applications**

Series UDN-5700M dual drivers are ideally suited for interface between low-level or high-level logic and high-current/high-voltage loads. Typical applications include driving peripheral loads such as incandescent lamps, light-emitting diodes, memories, and heaters with a load current of up to 600 mA.

The integral transientsuppression diodes allow the use of these drivers with inductive loads such as relays, solenoids, or stepping motors without the need for discrete diodes. When not required for transient suppression, the diode-common bus can be used for the "lamp test" function.

#### **ABSOLUTE MAXIMUM RATINGS**

Supply Voltage, V <sub>cc</sub>
Input Voltage, V <sub>IN</sub>
Output Off-State Voltage, V <sub>OFF</sub>
Output On-State Sink Current, Ion
Suppression Diode Off-State Voltage, V <sub>OFF</sub>
Suppression Diode On-State Current, IoN
Power Dissipation at $T_A = +25$ °C, $P_D \dots 1.5$ W
Each Driver
Derating Factor
Operating Free-Air Temperature Range, $T_A  ext{$
Storage Temperature Range, Ts

#### RECOMMENDED OPERATING CONDITIONS

	Min.	Nom.	Max.	Units
Supply Voltage (V <sub>CC</sub> ):	4.75	5.0	5.25	V
Operating Temperature Range	0	+25	+85	°C
Current into any output (ON state)			300	mA

#### INPUT PULSE CHARACTERISTICS

$V_{in(0)} = 0V$	t <sub>f</sub> = 7ns	$t_p = 1\mu s$
$V_{in(1)} = 3.5V$	$t_r = 14ns$	PRR = 500kHz

#### **ELECTRICAL CHARACTERISTICS** over operating temperature range (unless otherwise noted)

	"			Test Conditi	ons		l "-	1	imits	nits				
Characteristic	Symbol	Temp,	Vcc	Driven Input	Other Input	Output	Min.	Тур.	Max.	Units	Notes			
"1" Input Voltage	V <sub>in(1)</sub>		MIN				2.0			V				
"0" Input Voltage	Vin(0)		MIN						0.8	v				
"0" Input Current at all Inputs except Strobe	( <sub>in(0)</sub>		MAX	0.4 V	30 V			50	100	μА	2			
"O" Input Current at Strobe	lin(0)		MAX	0.4 V	30 V		<b></b>	-100	- 200	μA	┢╌			
"1" Input Current at all Inputs except Strobe	(in(1)		MAX	30 V	0 V				10	μA	2			
"1" Input Current at Strobe	l <sub>in(1)</sub>	<u> </u>	MAX	30 V	0 V				20	μĀ				
Input Clamp Voltage	VI		MIN	12 mA		-		-	-1.5	v	<del>                                     </del>			

### SWITCHING CHARACTERISTICS at $V_{CC} = 5.0 \text{ V}$ , $T_A = 25^{\circ}\text{C}$

				Li.	mits		
Characteristic	Symbol	Test Conditions	Mín.	Тур.	Max.	Units	Notes
Turn-on Delay Time	t <sub>pd0</sub>	$V_S = 70 \text{ V, } R_L = 465 \Omega \text{ (10 Watts)}$ $C_L = 15 \text{ pF}$		200	500	ns	3
Turn-off Delay Time	l <sub>pd1</sub>	$V_S = 70 \text{ V, } R_L = 465 \Omega \text{ (10 Watts)}$ $C_L = 15 \text{ pF}$		300	750	ns	3


#### NOTES:

Typical values are at V<sub>CC</sub> = 5.0V, T<sub>A</sub> = 25°C.
 Each input tested separately.
 Voltage values shown in the test circuit waveforms are with respect to network ground terminal.
 Capacitance values specified include probe and test fixture capacitance.

## Type UDN-5711M Dual AND Driver

## ELECTRICAL CHARACTERISTICS over operating temperature range (unless otherwise noted)

			ī	est Conditi	опѕ			Lir	nits		
Characteristic	Symbol	Temp.	Vcc	Driven Input	Other Input	Output	Min.	Тур.	Max.	Units	Notes
"1" Output Reverse Current	loff		MIN	2,0 V	2.0 V	80 V			100	μΑ	
1 Output Horoise out ione			OPEN	2.0 V	2.0 V	80 V			100	μА	]
"O" Output Voltage	Von		MIN	0.8 V	Vcc	150 mA		0.35	0.5	V	
"O" Dutput Voltage	Уфп		MIN	0.8 V	Vcc	300 mA		0.5	0.7	٧	
Diode Leakage Current	lık	NOM	NOM	0 V	0.0	OPEN			200	μΑ	3
Diode Forward Voltage Drop	Vp	NOM	NOM	Vcc	Vcc			1,5	1.75	V	4
"1" Level Supply Current	Icc(1)	NOM	MAX	5.0 V	5.0 V			8.0	12	mA	1, 2
"0" Level Supply Current	Icc(o)	NOM	MAX	0 V	۵V			35	49	mA	1, 2




## Type UDN-5712M Dual NAND Driver

Е

## ELECTRICAL CHARACTERISTICS over operating temperature range (unless otherwise noted)

			1	est Conditi	ons			Lir	nits		Į
Characterístic	Symbol	Тетр.	Vcc	Driven Input	Other Input	Output	Min.	Тур.	Max.	Units	Notes
"1" Output Reverse Current	loff		MIN	0,8 V	V <sub>CC</sub>	80 V			100	μА	
2 0000000000000000000000000000000000000	""		OPEN	0.8 V	Vcc	80 V			100	μA	
"0" Output Voltage	V <sub>on</sub>		MIN	2.0 V	2,0 V	150 mA		0,35	0.5	٧	
.o. Output voitage	[ ]		MIN	2.0 V	2.0 V	300 mA		0.5	0.7	٧	
Diode Leakage Current	ilk	NOM	NOM	Vcc	Vcc	OPEN			200	μΑ	3
Diode Forward Voltage Drop	V <sub>D</sub>	NOM	NOM	0 V	0 V			1.5	1.75	V	4
"1" Level Supply Current	Icc(1)	NOM	MAX	0 V	0 V			12	15	mA	1, 2
"0" Level Supply Current	(cc(o)	NOM	MAX	5.0 V	5.0 V			40	53	mA	1, 2





- Typical values are at V<sub>CC</sub> = 5.0 V, T<sub>A</sub> = 25°C.
   Per package.
   Diode leakage current measured at V<sub>R</sub> = V<sub>off(min)</sub>.
   Diode forward voltage drop measured at I<sub>f</sub> = 300 mA
   Capacitance values specified include probe and test fixture capacitance.


## Type UDN-5713M Dual OR Driver

## **ELECTRICAL CHARACTERISTICS over operating temperature range (unless otherwise noted)**

			Ţ	est Conditi	st Conditions			Limits				
Characteristic	Symbol	Temp.	Vcc	Driven Input	Other Input	Output	Min.	Тур.	Max.	Units	Notes	
"1" Output Reverse Current	l <sub>off</sub>		MIN	2.0 V	0.0	80 V			100	μA		
			OPEN	2,0 V	0 V	80 V			100	μΑ		
"0" Output Voltage	Von		Min	0.8 V	0.8 V	150 mA	_	0.35	0.5	V		
			MIN	0.8 V	0.8 V	300 mA		0.5	0.7	V		
Diode Leakage Current	ILK	NOM	NOM	0 V	0 V	OPEN			200	μΑ	3	
Diode Forward Voltage Drop	VD	NOM	NOM	Vcc	Vcc			1.5	1.75	ν	4	
"1" Level Supply Current	Icc(1)	NOM	MAX	5.0 V	5.0 V			8.0	13	mA	1, 2	
"0" Level Supply Current	I <sub>CC(0)</sub>	NOM	MAX	0 V	0.7			36	50	mA	1, 2	










## Type UDN-5714M Dual NOR Driver

#### **ELECTRICAL CHARACTERISTICS** over operating temperature range (unless otherwise noted)

			7	est Conditi	ions			Liı	nits		
Characteristic	Symbol	Temp.	Vcc	Driven Input	Other Input	Output	Min,	Тур.	Max.	Units	Notes
"1" Output Reverse Current	l <sub>off</sub>		MIN	0.8 V	0.8 V	80 V			100	μА	
			OPEN	0.8 V	0.8 V	80 V			100	μA	
"0" Output Voltage	Von		MIN	2,0 V	0 V	150 mA		0.35	0.5	٧	
			MIN	2.0 V	0 V	300 mA		0.5	0.7	V	
Diode Leakage Current	I <sub>LK</sub>	NOM	МОМ	Vcc	Vcc	OPEN			200	μΑ	3
Diode Forward Voltage Drop	Vp	NOM	NOM	0 V	0 V			1.5	1.75	V	4
"1" Level Supply Current	I <sub>CC(1)</sub>	NOM	MAX	0 V	0.7			12	15	mA	1, 2
"O" Level Supply Current	100(0)	NOM	MAX	5.0 V	5.0 V			40	50	ΜA	1, 2







#### NOTES:

- Typical values are at V<sub>CC</sub> = 5.0V, T<sub>A</sub> = 25°C.
   Per package.
   Diode leakage current measured at V<sub>R</sub> = V<sub>off(min)</sub>.
   Diode forward voltage drop measured at I<sub>f</sub> = 300 mA.
   Gapacitance values specified include probe and test fixture capacitance.


# SERIES UDN-5720M, UDN-5740M, UDN-5750M DUAL PERIPHERAL/POWER DRIVERS

#### —Transient-Protected Outputs

#### **FEATURES**

- DTL/TTL/PMOS/CMOS Compatible
- · Low input Current
- Continuous Output Current to 700 mA
- 70 V Output Standoff Voltage
- Low Supply-Current Requirement

PERIPHERAL AND POWER DRIVERS combining dual logic gates, high-current saturated output transistors, and transient-supression diodes are the Series UDN-5720/40/50M. These monolithic dual drivers surpass the interface requirements normally associated with standard logic buffers and are ideally suited for interface between low-level logic and high-current inductive loads. Internal transientsuppression diodes allow their use with loads such as stepping motors, relays, or solenoids. Additional (non-inductive) applications include driving peripheral loads such as light-emitting diodes, memories, heaters, and incandescent lamps with peak load currents of up to 700 mA. When not required for transient suppression, the diode common bus can be used to perform the "lamp test" function.



UDN-5722/42/52M

The Series UDN-5720M output transistors are capable of simultaneously sinking 350 mA continuously over the rated operating temperature range. The Series UDN-5740M is capable of sinking 600 mA continuously for a single output (57% duty cycle for both outputs). The series UDN-5750M will sink 500 mA continuously for a single output (86% duty cycle for both outputs). The outputs may be paralleled for higher load-current capability. In the OFF state, the drivers will withstand at least 70 V.

All devices in this series are supplied in a miniature 8-pin dual-in-line plastic package with a copper lead frame for superior package power dissipation ratings.

#### ABSOLUTE MAXIMUM RATINGS


Supply Voltage, V <sub>cc</sub> (UDN-5740/50M)
Input Voltage, V <sub>IN</sub>
Output On-State Sink Current, I <sub>on</sub> (UDN-5720/50M)
Suppression Diode Off-State Voltage, V <sub>OFF</sub>
Suppression Diode On-State Current, I₀N (UDN-5720/50M)         600 mA           (UDN-5740M)         700 mA
$\begin{array}{llllllllllllllllllllllllllllllllllll$

<sup>\*</sup>Derate at the rate of 12.5 mW/°C above  $T_{\lambda} = +25$ °C

ALLOWABLE AVERAGE PACKAGE

#### **RECOMMENDED OPERATING CONDITIONS**

Operating Condition	Min.	Nom.	Max.	Units
Supply Voltage, V <sub>cc</sub> (UDN-5720M) (UDN-5740/50M	4.75 4.75	5.00	12.6 5.25	V V
Output Current, I <sub>on</sub> (UDN-5720M) (UDN-5740M) (UDN-5750M)		_	350 600 500	mA mA mA
Operating Temperature Range	0	+ 25	+ 85	°C



Dwg. No. A-13,220

## SWITCHING CHARACTERISTICS at $T_A = +25^{\circ}\text{C}$ , $V_{cc} = 5.0 \text{ V}$


				Limits		
Characteristic	Symbol	Test Conditions	Min.	Max.	Units	Notes
Turn-On Delay Time	t <sub>pd 0</sub>	$V_{s} = 30 \text{ V}, R_{L} = 100 (10 \text{ W}), C_{L} = 15 \text{ pF}$	_	500	ns	1, 2
Turn-Off Delay Time	t <sub>pd 1</sub>	$V_s = 30 \text{ V}, R_L = 100 (10 \text{ W}), C_L = 15 \text{ pF}$		750	ns	1, 2

### **Input-Pulse Characteristics**

	***************************************	
$V_{IN(0)} = 0 V$	t₁ ≤ 7 ns	$t_{n} = 1 \mu s$
$V_{IN(1)} = 3.5 \text{ V}$	$t_r \le 14 \text{ ns}$	PRR = 500kHz

Notes: 1. Capacitance value specified includes probe and test fixture capacitance.
2. Voltage values shown in test circuit waveforms are with respect to network ground.

## UDN-5721M, UDN-5741M, UDN-5751M



#### ELECTRICAL CHARACTERISTICS over recommended operating temperature range (unless otherwise noted)


			-		Test Co	nditions			Lin	its		
Characteristic	Symbol	Temp.	Applicable Devices*	V <sub>cc</sub>	Driven Input	Other Input	Qutput	Min.	Тур.	Max	Units	Notes
	1.	itilip.	All	4.75	2.0 V	2.0 V	70 V	- IVIIII.	— ·yp.	100		
Output Reverse Current	ICEX		All	Open	2.0 V	2.0 V	70 V			100	μA μA	_
Output Voltage	V <sub>CE(SAT)</sub>	_	5721	4.75	0.8 V	4.75 V	200 mA	_	0.4	0.6	V	<u> </u>
			5741/51	4.75	0.8 V	4.75 V	300 mA	_	0.3	0.6	V	
			5721	4.75	0.8 V	4.75 V	350 mA	_	0.6	0.8	٧	_
			5751	4.75	0.8 V	4.75 V	500 mA		0.5	8.0	V	_
			5741	4.75	2.0 V	4.75 V	600 mA	_	0.7	1.0	٧	
Input Voltage	V <sub>INCII</sub>	1	All	4.75	_	_		2.0	-		V	_
	V <sub>IN(0)</sub>	_	Ali	4.75	_	_	_	_	_	0.8	V	_
Input Current	INI D		All	Max.	0.4 V	30 V	_		-5.0	-10	μA	1, 2
	INTL	_	All	Max.	30 V	0 V	_	_	5.0	10	μА	1, 2
Strobe Input	l <sub>IN(D)</sub>	_	All	Max.	0.4 V	30 V	_	_	<b>- 10</b>	<del>- 20</del>	μA	2
Current	j <sub>INTL)</sub>		All	Max.	30 V	0 V			10	20	μA	2
Input Clamp Volt.	V <sub>CLAMP</sub>		Ail	4.75	— 12 mA					<b>-1.5</b>	V	
Diode Leakage Current	I <sub>R</sub>	+25°C	All	5.0	0 V	0 V	Ореп	_	_	100	μΑ	3
Diode Forward	V <sub>F</sub>	+ 25°C	5721	5.0	5.0 V	5.0 V	300 mA	-	1.5	1.75	٧	_
Voltage			5751	5.0	5.0 V	5.0 V	500 mA	_	1.5	2.0	٧	_
			5741	5.0	5.0 V	5.0 V	600 mA	_	1.5	2.0	V	_
Supply Current	tocas	+ 25°C	5721	5.25	5.0 V	5.0 V			1.0	2.0	mA	
(Total Package)				12.6	5.0 V	5.0 V	_	_	2.6	4.0	mΑ	_
			5741/51	5.25	5.0 V	5.0 V	_	_	1.0	3.0	mA	
	ļ <sub>ec(0)</sub>	+ 25°C	5721	5.25	0 V	0 V	_	_	13	16	mA	_
				12.6	0 V	0 V	_	_	38	45	mA	
			5741/51	5.25	0 V	0 V	_	_	20	25	mA	l —


#### Notes:

- \* Complete part number includes the prefix UDN- and the package suffix M, e.g. UDN-5721M.


  1. Except STROBE input, each input tested separately.

  2. Vocana is 12.6 V for Series UDN-5720M and 5.25 V for Series UDN-5740M and UDN-5750M.
- 3. Diode leakage current measured at  $V_R = 70 \text{ V}$ .






### UDN-5722M, UDN-5742M, UDN-5752M




### **ELECTRICAL CHARACTERISTICS** over recommended operating temperature range (unless otherwise noted)


									-		,	
					Test Co	nditions			Lin	nits		
Characteristic	Symbol	Temp.	Applicable Devices*	V <sub>cc</sub>	Driven Input	Other Input	Output	Min.	Тур.	Max	Units	Notes
Output Reverse	l <sub>cex</sub>	_	Ali	4.75	0.8 V	4.75 V	70 V	_		100	μΑ	_
Current				Open	0.8 V	4.75 V	70 V		_	100	μA	
Output Voltage	V <sub>CE(SAT)</sub>	_	5722	4.75	2.0 V	2.0 V	200 mA	_	0.4	0.6	·V	
			5742/52	4.75	2.0 V	2.0 V	300 mA	_	0.3	0.6	٧	
			5722	4.75	2.0 V	2.0 V	350 mA		0.6	0.8	٧	
			5752	4.75	2.0 V	2.0 V	500 mA		0.5	0.8	٧	_
			5742	4.75	2.0 V	2.0 V	600 mA		0.7	1.0	٧	_
Input Voltage	V <sub>IN(L)</sub>		All	4.75				2.0		_	٧	_
	V <sub>INTO)</sub>	1	All	4.75	_		_	_	_	0.8	٧	_
Input Current	I <sub>IN(0)</sub>	1	All	Max.	0.4 V	30 V	_		<b>-</b> 5.0	-10	μΑ	1, 2
	l <sub>ind)</sub>	-	All	Max.	30 V	0 Λ		_	5.0	10	μΑ	1, 2
Strobe Input	I <sub>IN(D)</sub>	_	All	Max.	0.4 V	30 V	<u>—</u>	_	-10	<b>- 20</b>	μΑ	2
Current	l <sub>IN(L)</sub>		All	Max.	30 V	0 V	_		10	20	μA	2
Input Clamp Volt.	V <sub>CLAMP</sub>	_	All	4.75	— 12 mA					- 1.5	٧	_
Diode Leakage Current	I <sub>R</sub>	+ 25°C	All	5.0	5.0 V	5.0 V	Open		_	100	μΑ	3
Diode Forward	V <sub>F</sub>	+ 25°C	5722	5.0	0.0	0 V	300 mA		1.5	1.75	٧	
Voltage			5752	5.0	0 V	. O V	500 mA		1.5	2.0	٧	_
			5742	5.0	0.0	0 V	600 mA	_	1.5	2.0	٧	_
Supply Current	I <sub>CC(1)</sub>	+ 25°C	5722	5.25	0 V	0 V			1.0	2.0	mA	_
(Total Package)				12.6	0.7	0 V		-	2.6	4.0	mA	_
			5742/52	5.25	0 V	0 V			1.0	3.0	mA	_
	CC(0)	+ 25°C	5722	5.25	5.0 V	5.0 V			13	16	mA	_
				12.6	5.0 V	5.0 V	_		38	45	mA	_
			5742/52	5.25	5.0 V	5.0 V			20	25	mA	

- \* Complete part number includes the prefix UDN- and the package suffix M, e.g. UDN-5722M,
- Except STROBE input, each input tested separately.
   V<sub>CCMAXV</sub> is 12.6 V for Series UDN-5720M and 5.25 V for Series UDN-5740M and UDN-5750M.
- 3. Diode leakage current measured at  $V_g = 70 \text{ V}$ .






### UDN-5723M, UDN-5743M, UDN-5753M




#### **ELECTRICAL CHARACTERISTICS over recommended operating temperature range (unless otherwise noted)**


Characteristic	Symbol	Тетр.	Applicable Devices*	Test Conditions								
				V <sub>cc</sub>	Driven Input	Other Input	Output	Min.	Тур.	Max	Units	Notes
Output Reverse Current	I <sub>CEX</sub>	_	All	4.75	2.0 V	0 V	70 V	1 _		100	μA	
	a Live			Open	2.0 V	0 V	70 V	_		100	μΑ	_
Output Voltage	V <sub>CE(SAT)</sub>		5723	4.75	0.8 V	0.8 V	200 mA	_	0.4	0.6	V	_
	1		5743/53	4.75	0.8 V	0.8 V	300 mA		0.3	0.6	V	
		i	5723	4.75	0.8 V	0.8 V	350 mA		0.6	0.8	V	
			5753	4.75	0.8 V	0.8 V	500 mA	_	0.5	0.8	٧	_
			5743	4.75	0.8 V	0.8 V	600 mA	_	0.7	1.0	٧	_
Input Voltage	V <sub>INCO</sub>	_	All	4.75	_	-	-	2.0			٧	
	V <sub>IN(0)</sub>		All	4.75		-		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		0.8	V	_
Input Current	Linkai		All	Max.	0.4 V	30 V	_		<b>-</b> 5.0	- 10	μΑ	1, 2
	LINGII	_	All	Max.	30 V	0 V	_	_	5.0	10	μA	1, 2
Strobe Input Current	Lincol		All	Max.	0.4 V	30 V		I—	-10	<b>- 20</b>	μΑ	2
	I <sub>mg1s</sub>		All	Max.	30 V	0 V			10	20	μA	2
Input Clamp Volt.	VCLAMP	_	All	4.75	— 12 mA		_	_	_	1.5	٧	_
Diode Leakage Current	j <sub>R</sub>	+ 25°C	All	0	0 V	0 V	Open			100	μA	3
Diode Forward Veltage	V <sub>F</sub>	+ 25°C	5723	5.0	5.0 V	5.0 V	300 mA	,	1.5	1.75	γ	_
			5753	5.0	5.0 V	5.0 V	500 mÁ	_	1.5	2.0	٧	
			5743	5.0	5.0 V	5.0 V	600 mA	_	1.5	2.0	٧	_
Supply Current (Total Package)	l <sub>ec(1)</sub>	+ 25°C	5723	5.25	5.0 V	5.0 V			1.0	2.0	mA	
				12.6	5.0 V	5.0 V	1	_	2.6	4.0	mA	_
			5743/53	5.25	5.0 V	5.0 V			1.0	3.0	mA	_
	[ <sub>ec(0)</sub>	+ 25°C	5723	5.25	0 V	0 V	_	_	13	16	mA	
				12.6	0 V	0 V	_	<b>—</b>	38	45	mA	
			5743/53	5.25	0 V	0 V			20	25	mΑ	l —

- \* Complete part number includes the prefix UDN- and the package suffix M, e.g. UDN-5723M.
- 1. Except STROBE input, each input tested separately. 2.  $V_{\text{CCMMNO}}$  is 12.6 V for Series UDN-5720M and 5.25 V for Series UDN-5740M and UDN-5750M. 3. Diode leakage current measured at  $V_{\rm R}~=~70~{\rm V}$ .





## UDN-5724M, UDN-5744M, UDN-5754M





#### ELECTRICAL CHARACTERISTICS over recommended operating temperature range (unless otherwise noted)

	1			Test Conditions								
	1	1						Limits				1
Characteristic	Symbol	Temp.	Applicable Devices*	V <sub>cc</sub>	Driven Input	Other Input	Output	Min.	Тур.	Max	Units	Notes
Output Reverse Current	I <sub>CEX</sub>	_	Ali	4.75	0.8 V	0.8 V	70 V			100	μÀ	<u> </u>
				Open	0.8 V	0.8 V	70 V	_	_	100	μA	
Output Voltage	V <sub>CEISAT)</sub>	_	5724	4.75	2.0 V	0 V	200 mA		0.4	0.6	V	_
			5744/54	4.75	2.0 V	0 V	300 mA		0.3	0.6	٧	
			5724	4.75	2.0 V	٥٧	350 miA	_	0.6	0.8	٧	_
			5754	4.75	2.0 V	٥٧	500 mA		0.5	0.8	٧	_
			5744	4.75	2.0 V	0.0	600 mA	_	0.7	1.0	٧	_
Input Voltage	V <sub>IN(1)</sub>	_	All	4.75		_		2.0	_	_	٧	_
	V <sub>INKOF</sub> -	_	All	4.75		_				0.8	٧	
Input Current	l <sub>in(a)</sub>	_	All	Max,	0.4 V	0 V	_	_	<b>-</b> 5.0	-10	μΑ	1, 2
	l <sub>in(1)</sub>	_	All	Max.	30 V	30 V		_	5.0	10	μΑ	1, 2
Strobe Input Current	I <sub>IN(0)</sub>		All	Max.	0.4 V	0 V	_	_	<del>-</del> 10	- 20	μΑ	2
	I <sub>INCD</sub>		All	Max.	30 V	30 V	_	_	10	20	μΑ	2
Input Clamp Volt.	V <sub>CLAMP</sub>		All	4.75	— 12 mA	-				<del>-</del> 1.5	٧	
Diode Leakage Current	I <sub>n</sub>	+ 25°C	All	5.0	5.0 V	5.0 V	Open	_	_	100	μΑ	3
Diode Forward Voltage	V <sub>F</sub>	+ 25°C	5724	5.0	0.7	0 V	300 mA		1.5	1.75	٧	
			5754	5.0	0 V	0.0	500 mA	_	1.5	2.0	V	l –
			5744	5.0	0 V	0 V	600 mA	<u> </u>	1.5	2.0	٧	
Supply Current (Total Package)	l <sub>cc(l)</sub>	+ 25°C	5724	5.25	0.7	0.0			1.0	2.0	mA	_
				12.6	. 0 V	0 V	_	_	2.6	4.0	mA	
			5744/54	5.25	0 V	0 V	_	_	1.0	3.0	mA	
	l <sub>oc(0)</sub>	+ 25°C	5724	5.25	5.0 V	5.0 V	_	_	13	16	mA	_
				12.6	5.0 V	5.0 V	_	_	38	45	mA	
			5744/54	5.25	5.0 V	5.0 V	_		20	25	mA	

#### Notes:

- \* Complete part number includes the prefix UDN- and the package suffix M, e.g. UDN-5724M.
- 1. Except STROBE input, each input tested separately. 2.  $V_{\text{COMMAX}}$  is 12.6 V for Series UDN-5720M and 5.25 V for Series UDN-5740M and UDN-5750M. 3. Diode leakage current measured at  $V_{R}=70$  V.





## SERIES ULN-2000A DARLINGTON TRANSISTOR ARRAYS\*

#### —Description and Application

#### Introduction

The increased use of electronic circuits in systems formerly built with mechanical, electro-mechanical, or hydraulic components has resulted in systems becoming more precise, more reliable, generally less expensive, smaller, more efficient, and faster. Although the drive capabilities of monolithic integrated logic circuits are adequate for most information processing applications, there now exists a large and rapidly growing number of system applications where the current-carrying and/or voltage-sustaining capability of the integrated circuit logic is inadequate. Typically, these deficiencies arise when the logic must control such peripheral components as relays, solenoids, punches, stepping motors, and a variety of indicators (incandescent, LED, or gas discharge lamps and displays).

A very common solution to this output interface inadequacy has been the addition of discrete power transistors (or SCRs) and associated passive components to the logic output in order to obtain the necessary current and/or voltage capability. Although this provides a very satisfactory electrical solution, the large number of discrete components often required, high assembly labor costs, and space (packaging) limitations often mean additional problems and cost. A simple, and less expensive solution is the use of monolithic integrated circuits.

The Series ULN-2000A is comprised of four different high-voltage/high-current interface circuits. They are capable of controlling resistive, inductive, or tungsten filament loads of up to 125 watts and are compatible with all standard digital logic families (DTL, TTL, PMOS, and CMOS) without the need for additional discrete components.

#### High-Voltage and High-Current Capability

A large number of interface problems have been simplified by the Series ULN-2000A high-voltage, high-current Darlington transistor arrays. These devices are suitable for voltage, current, and gain levels beyond the limits of other monolithic buffers and arrays.

The four devices in the ULN-2000A series are all comprised of seven silicon NPN Darlington pairs on a common monolithic substrate. All units feature open collector outputs and integral suppression diodes for use with inductive loads.

All devices have an output sink current capability of 500 mA although peak inrush currents to 600 mA are permissible, making them ideal for use with tungsten filament lamps. All of the outputs will sustain "OFF" voltages of at least 50 volts. Each individual Darlington circuit may therefore switch up to 25 watts (50 V at 500 mA).

A definite asset of monolithic device technology is the very fine match between adjacent outputs when used in parallel. Applications requiring a sink current beyond the capability of a single output can be accommodated by parallel outputs. Continuous operation of all outputs at the maximum rated current is not allowed because of power dissipation limitations imposed by the package. However, as illustrated in Figure I, under certain conditions, the Series ULN-2000A Darlington arrays are capable of switching loads totaling more than 125 watts at an ambient temperature of  $+70^{\circ}$ C.

<sup>\*</sup>Examples and data in this application note apply equally to Series ULN-2800A Darlington arrays.


Figure 1
COLLECTOR CURRENT AS A FUNCTION OF DUTY CYCLE AND NUMBER OF OUTPUTS

#### **High-Power Capability**

A primary limitation of many interface circuits is the power dissipation of the device package. Until recently, very little concern was expressed for monolithic integrated circuit power dissipation. Improvements in silicon device technology have brought about a growing number of monolithic circuits capable of power considerably in excess of present package technology.

The Series ULN-2000A is supplied in a 16-pin dual in-line plastic package with a copper lead frame. Shown in Figure 2 is a comparison of the allowable package power dissipation for the industry standard iron-nickel alloy (Kovar) lead frame and the Sprague copper lead frame used on these devices. As shown, at an ambient temperature of +70°C, the Kovar lead frame allows only 0.64 watts while the copper lead frame allows 1.33 watts. At +25°C the copper lead frame permits a package power dissipation of 2.0 watts!

Actual power dissipation in any application for the Series ULN-2000A devices is the sum of the individual driver power dissipations. In turn, the individual driver dissipation is the product of the collectoremitter saturation voltage, the collector current, and the duty cycle. The collector-emitter saturation voltage is dependent on the collector current and, to a lesser extent, operating temperature.






Figure 2
ALLOWABLE AVERAGE PACKAGE POWER DISSIPATION
AS A FUNCTION OF AMBIENT TEMPERATURE

#### The Basic Darlington Array

The first, and basic array, in this series, is the Type ULN-2001A. This is a general-purpose version with input current limiting normally accomplished via the use of an appropriate discrete resistor connected in series with each input. It is also possible to utilize the intrinsic current limiting of many MOS outputs as shown in Figure 4; a typical P-channel characteristic.

The use of TTL in such a manner is not recommended due to the higher currents and resultant high level of package power dissipation. Outputs of most PMOS and CMOS circuits will not normally source currents of any significance due to their high source impedance.




Figure 3
TYPE ULN-2001A SCHEMATIC

#### 14 to 25 Volts PMOS Applications

The Type ULN-2002A Darlington array was specifically designed for use with 14 to 25 volt PMOS devices. Each input has a 7 V Zener diode and a 10,500 ohm resistor (nominal values) to limit the input current to within the capability of most PMOS of the type specified. The basic circuit diagram is shown in Figure 5 with a typical application. Note that there are no pull-down resistors or other external discrete components necessary. The incorporation of the Zener diode also results in excellent noise immunity for this array.

#### TTL and CMOS INTERFACE

The ULN-2001A and ULN-2002A allow only a limited number of input options. Shown in Figure 6 is the basic circuit diagram of the Type ULN-2003A. This device has a series base input resistor to each Darlington pair, and thus allows operation directly with TTL or CMOS logic operating at a supply voltage of 5 V (or 12 V CMOS using FET characteristics).

A guarantee of 200 mA output sink current capability (saturated) is provided with the worse case TTL logic *I* level of 2.4 volts. Low-power Schottky-clamped TTL logic is generally specified to have a minimum Voot of 2.7 volts. The ULN-2003A is guaranteed to sink 250 mA under this input condition. With the more typical input of 3 volts, the ULN-2003A Darlington pair will sink at least 300 mA in the "ON" state.




Figure 4
TYPICAL P-CHANNEL
DRAIN CHARACTERISTIC




Figure 5
TYPE ULN-2002A SCHEMATIC AND APPLICATION

TTL totem pole outputs are not specified between the 400  $\mu$ A logic I fanout condition and the maximum output short-circuit current (20 to 55 mA for the 7400 series). Between these rather wide limits lies the required ULN-2003A input current. The maximum Type ULN-2003A input current level is specified at 1.35 mA at the extrapolated TTL maximum logic I level of 3.85 V.

The ULN-2003A Darlington array will handle a great many interface needs – particularly those beyond the capabilities of TTL buffers. Also shown in Figure 6, is a typical application of the ULN-2003A Darlington array. Of particular interest in this application is an unusual use of the transient-suppression diodes for a non-inductive load. The lamp test feature can of course be used with any of the devices in this series.





Figure 6
TYPE ULN-2003A SCHEMATIC AND APPLICATION

The diodes are designed to handle the same current and voltages as the output transistors. Switching can be accomplished through an ordinary switch or an appropriate power transistor. With the standard +70°C ambient and the most widely used lamps(No. 327 or No. 387 lamps) there is no problem with continuous operation.

#### 6 to 15 Volt CMOS or PMOS Applications

The Type ULN-2004A Darlington array has an appropriate series input resistor (nominally  $10.5 \, \mathrm{k}\Omega$ ) to allow its operation directly from CMOS or PMOS logic outputs utilizing supply voltages of between 6 and 15 V.

Shown in Figure 7 is a typical application of this array. Although the discrete output buffer could be used to increase the output capability of any of the devices in this series, this is most often done by paralleling outputs as was described earlier.






Figure 7
Type ULN-2004A SCHEMATIC AND APPLICATION

#### Input Current

The Darlington collector current (output in saturation) at an ambient temperature of  $+25^{\circ}$ C, for any input current is the same for all four devices in this series and is shown in the graph of Figure 8. More accurately, the maximum input current for any collector current is described by the equation:

$$I_{\text{IN}(\mu\text{A})} \, = \, I_{\text{C(mA)}} \, + \, 140 \; \mu\text{A}$$

where  $I_{\rm IN}$  is the input current in microamperes,  $I_{\rm C}$  is the collector current in milliamperes, and the figure 140 represents the maximum shunt current through the emitter-base resistors. The typical input current can be described as:

$$I_{\text{IN}(\mu\text{A})}\,=\,0.58\;I_{\text{C(mA)}}\,+\,110\;\mu\text{A}$$

where the figure 0.58 is an adjustment for the typical Darlington current gain and the figure 110 represents the typical shunt current.






Figure 8

COLLECTOR CURRENT
AS A FUNCTION OF INPUT CURRENT

The input current as a function of input voltage is shown in Figure 9 for the ULN-2002A, ULN-2003A, and the ULN-2004A. The Type ULN-2001A Darlington array is not shown since input current is more a function of the external circuitry. Systems utilizing either CMOS or PMOS logic should be evaluated for intrinsic current limiting as was shown in Figure 4.








Figure 9
INPUT CURRENT AS A FUNCTION OF INPUT VOLTAGE

3

#### Low Available Drive Current Operation

Occasionally, applications featuring minimum available input drive current and a high output load current have shown the Type ULN-2003A and ULN-2004A Darlington arrays to be inadequate for the particular requirement under worst case conditions. This usually results from the restricted drive current available from a TTL or CMOS gate operating from a nominal supply of 5 volts.

Under worst case conditions with a low logic I voltage (2.4 V), and a high input resistor value (3.51 k $\Omega$ ), the available load current is reduced to only 145 mA. Compounding this problem would be the effect that a high drive current requirement would have on the logic output voltage since that is normally specified at only 400  $\mu$ A. If the gate output is connected to additional logic elements, a minimum logic I voltage of 2.0 V must be maintained and at that level the worst case Darlington load current would be reduced to only 31 mA!

A simple solution to this problem is through the use of inexpensive pull-up resistors as shown in Figure 10. The minimum resistor value is determined by the maximum allowable sink current (16 mA for TTL,  $360\mu$  A for CMOS), the minimum logic 0 output voltage, and the maximum supply voltage as per the following equation:

$$R_P \geq \frac{V_S - V_{OUT(0)}}{I_{OUT}}$$

For standard TTL, the minimum value for  $R_P$  is about 316  $\Omega$  with values between 3000  $\Omega$  and 5000  $\Omega$  being used customarily. Multiple pull-up resistors in a single in-line package are shown in Sprague Engineering Bulletin No. 7041; resistors in a dual in-line package are shown in Bulletin No. 7042.

#### Conclusion

Since the Series ULN-2000A high-voltage, high-current Darlington transistor arrays are quite conservatively designed, the basic product is fully capable of being ordered to higher voltages and/or higher currents than the standard specifications. Presently, parts are available to withstand up to 95 volts on the output. Parts with this higher voltage rating would create a potential for switching loads far in excess of 125 watts! Aside from the higher power handling capability, the higher voltage rating is required for driving plasma or gas-discharge displays.




Figure 10
USE OF PULL-UP RESISTORS
TO INCREASE DRIVE CURRENT

Although not intended for high power applications, there is also available a Series ULS-2000H with hermetic sealing and an operating temperature range to +125°C. These parts are recommended for military and aerospace applications as well as commercial and industrial control applications where severe environments may be encountered.

Cer-DIP, industrial-grade hermetic devices, Series ULQ-2000R, are rated for use over the temperature range of  $-40^{\circ}$ C to  $+85^{\circ}$ C, permitting their use in commercial and industrial applications requiring a moderate package power dissipation (1 W at  $T_A = +85^{\circ}$ C).

All of these Darlington transistor arrays offer a common solution to a great many interface needs. The minimal component count and straightforward printed wiring board layout offer benefits in cost reduction, simplicity of board layout, and savings in space. Other benefits are a reduction in insertion costs, and lower handling and inventory costs than other alternatives. Cost benefits from some of these factors are not very tangible. However, fewer components, less complex boards, etc. usually result in lower system manufacturing costs.

# FOR ELECTRONIC DISPLAYS

#### INTRODUCTION

The original monolithic high-voltage/high-current power drivers from Sprague were capable of sustaining 100 V and sinking load currents of 250 mA on each of four outputs. That 1970 peripheral driver capability has since been expanded and improved on to solve many of the most difficult display interfaces. Our newest devices are rated for operation to 130 V, sourcing or sinking to 1.5 A, and as many as eight drivers per package (not all together) with inputs for TTL, Schottky TTL, DTL, CMOS, and PMOS.


#### LAMP (INCANDESCENT) INTERFACE

Utilizing marketing inputs that related to existing hybrid interface circuits, a group at Sprague designed and manufactured monolithic ICs which initially were largely used for aircraft indicator lamp interface. Although not widely known, these quad driver units were developed quite independently (and simultaneously) to the ubiquitous TI 75451 series of high-speed, low-voltage peripheral drivers. A concentration upon circuit design factors, improvements in DIP packaging (copper alloy lead frames), and tighter, tougher control of diffusion-related

parameters has allowed the manufacture of quad power drivers rather than the dual mini-DIPs offered by TI.

An increased awareness for improvements in reliability and space and power reductions provided a rather successful military market for Sprague lamp and relay interface; early success was evident in military aircraft indicator lamp interface, a tough application for TTL type ICs due to severe inrush currents resulting in secondary breakdown during "turn on". The increased current sinking capability of the Sprague ICs offers a solution to lamp interface that usually obviates the need for "warming" resistors (across the output) which slightly warm the lamp filament and thus minimize problems associated with cold lamp filaments.

The relay driver types of Sprague IC drivers (and other similar transient-protected ICs) are somewhat more useful than the so-called general purpose types, since the diode common terminal may be switched for a system lamp test. As shown in Figure 1, only a single connection to each DIP is required.






Figure 1

The high current-sinking capability of the Sprague ICs allow such loads as the #327 or #387 lamps to be driven without difficulty of secondary breakdown. The device beta will usually not allow sinking of the 10 to 13 times (nominal value) inrush current of cold lamps; but the lamp rapidly reaches a current level within the device output limitations (Figure 2 shows current as a function of time for a single #327 lamp). Sustaining this instantaneous inrush current and its peak power has been a key element in the success of many lamp interface circuits.

#### GAS DISCHARGE DISPLAY ICS

Early in 1972, Sprague successfully produced its first high-voltage IC designed for gas discharge displays—a five channel, 130 V unit for cathode (segment) interface. Subsequently, other circuits, both cathode and anode drivers, were produced; most of which were used in calculator applications with the Burroughs Panaplex® II. In Figure 3 is shown a display interface system utilizing the UHP-481 and UHP-491 display drivers, associated thick-film networks, and discretes. This was a step forward, but still required external discrete components.

Through a collaborative effort begun late in 1973 between Sprague Electric and Burroughs Corp. a newer, more efficient interface scheme evolved. Featured in "Electronic Displays '75," this series of monolithic IC interface devices for the high-voltage gas discharge panels has been one of the trailblazers in the world of display interface ICs. Intended for use in multiplexed display systems, these ICs present one of the easiest and least expensive solutions

to a difficult interface problem. A combination of high-voltage bipolar techniques with thin-film resistor technology (circuit resistors sputtered over the IC dielectric) has provided both digit (anode) and segment (cathode) interface.

To facilitate a minimum component interface, a split supply ( $\pm$  100 V) is employed to allow d-c level-shifting (rather than capacitors or >200 V transistors) and both digit and segment drivers incorporate all pull-up, pull-down, current limiting, off-bias reference, etc. which were formerly required in discrete and/or hybrid systems. With the combination of the digit and segment drivers (each capable of withstanding 120 V), the split power supply approach affords PN diode IC technology suitable for driving a display usually requiring a 180 V minimum ionization voltage (equivalent to  $\pm$ 90 V in the split system).

The use of the Series UDN-6100/7100A gas discharge display drivers shows the need for only two monolithic ICs for displays of up to eight digits and eight segments as shown in Figure 4. Systems requiring digit or segment counts greater than eight employ additional driver ICs, and with the exception of the Type UDN-7180A segment driver, the segment ICs all have outputs with internal current-limiting resistors for the display segments. The UDN-7180A device, for reasons of package power dissipation and/or dissimilar segment currents (certain 14 or 16 segment alphanumeric panels) can also be used, but must have external, discrete current-limiting resistors.




Figure 2




Figure 3




Figure 4

Higher current applications are difficult for both programmable current and switching type display drivers. Segment currents beyond 2.5 or 3 mA present package power dissipation limitations to most dual in-line packages. By using external resistors, the Type UDN-7180A driver allows segment currents of up to 14 mA.

The transistor switch with current-limiting resistor scheme used in Sprague gas discharge display drivers also minimizes problems associated with gas panel arcing which can destroy programmable current circuits. Some of the gas display manufacturers recommend the use of series resistors in each segment line to prevent destruction to the semiconductor interface circuit should such a panel arc occur. Without these series resistors (internal thin-film resistors in Sprague devices) the IC can be destroyed by the high voltage and resulting high current should the panel voltage drop to a very-low level during an arc.

#### LED INTERFACE

With the obvious abundance and variety of LED interface integrated circuits it would seem unlikely that there are still systems in search of an IC hardware solution to further minimize cost, component count, space, etc.; but this is definitely the case. The deficiencies are chiefly related to the limited number of current-sourcing circuits and/or high-current drivers.

The efficiency of LED displays has improved, but with the larger digits (up to 1" presently) most of the IC drivers are unable to switch the higher currents required in multiplexed systems. The rule-of-thumb generally applied uses the suggested d-c current multiplied by the number of digits in the display. For example, a multiplexed display of 160 mA peak current will give approximately the same light intensity output as a steady 20 mA in each of eight digits. Of particular difficulty is the switching of currents associated with the lower efficiency yellow and green LEDs. Sprague has provided monolithic integrated circuit solutions to applications requiring segment currents of 350 mA and digit currents of up to 1.5 amperes!

Many of the Sprague ICs used in high-current LED applications were originally designed for use with electro-mechanical loads (relays, solenoids, motors, etc.) although the high-voltage ratings of the drivers are obviously not a concern. A combination of high-current, high-voltage Darlington drivers is shown in Figure 5.

The ULN-2074B source driver is utilized as a modified emitter-follower. Through the use of discrete diodes in the common collector line, allowing the base to be switched to a potential higher than the collector, it is then possible to obtain a saturated output. This prevents the usual emitter-follower problems associated with gain, the MOS output impedance, and power. It is also possible to now better define the voltage at the emitter output and to then provide suitable segment current-limiting resistors for the LEDs.

The ULN-2002A sink driver is a high-current Darlington array with the capability of switching multiplexed LEDs with an available limit of 155 mA for each of the seven drivers when used at a 100% duty cycle. Even the more inefficient yellow or green LEDs can be driven with higher output currents at lower duty cycles (400 mA at a 28% duty cycle).




Figure 5




Figure 6

A new eight-channel source driver is shown as a digit switch for common anode LEDs in Figure 6. The Series UDN-2980A drivers will handle output currents to a maximum of 500 mA. Two basic versions of the driver will allow interface from TTL, Schottky TTL, DTL, PMOS, and CMOS levels. Other versions of the ULN-2003A driver are also available for use with the various logic levels.

Of the three sink drivers shown, the ULN-2003A is probably the better choice from a standpoint of both pinout and component count. It also has straightforward in-out pinning. The ULN-2031A and ULN-2081A devices offer lower cost. They are also interchangeable from a pinning aspect although the output ON voltage will be dissimilar.

A common-cathode LED configuration is shown in Figure 7 for currents of up to 1.5 A per digit! A series UDN-2980A source driver is used to switch the segment side, the ULN-2064B or ULN-2074B to switch the digit side. As has been shown with Figure 5, the IC package power dissipation must be considered with high-current applications.

The three examples that have been shown for LED interface represent only a very-small portion of the total applications area. The high-current capabilities and high gain of the Sprague drivers represent potential solutions to many difficult LED display systems alphanumeric, seven-segment, or matrix; commoncathode or common-anode; continuous or multiplexed.

#### **A-C PLASMA DISPLAY INTERFACE**

Plasma displays, such as those manufactured by National Electronics/NCR (USA) and NEC or Fujitsu (Japan), all have one common element with their gas discharge cousin - both types use a neon gas mixture. The plasma panels emit an orange glow when switched at rather high frequencies, and light output intensity is a function of frequency. The a-c term for the plasma display is something of a misnomer since these panels actually operate from a toggled d-c supply (usually in the area of 20 kHz).

The panel is basically a neon-filled capacitor, and has plates (electrodes) which are covered with the dielectric - between which is the neon mixture. Switching this capacitive load presents a problem

with high peak currents in addition to the older problem of the high voltages which are associated with gas displays. Drive circuits use supply voltages of 150 to 260 V (depending on unipolar or bipolar drive), and the semiconductors used must switch instantaneous currents in the order of several hundred milliamperes for the larger displays.

Several high-voltage, high-current arrays made at Sprague Electric can provide an answer to one side of the a-c plasma display interface. The Series ULN-2020A Darlingtons are rated at 95 V while the Series UHP-500 power drivers are rated at 100 V. They are both able to handle the application shown in Figure 8 (a basic d-c, non-multiplexed clock interface rather than a more complex multiplexed system). The ULN-2022A is specifically designed for 14 to 25 V

PMOS logic levels while the UHP-506 is intended for use with TTL.

The high-current diodes that are internal to the Sprague arrays are utilized in the unipolar drive scheme connected to a suitable OFF reference. In one POS application, a set of 14 ULN-2023A Darlington drivers replaced more than 400 discrete components. The cost and space savings in such a machine are considerable, and a very complex printed wiring board was greatly simplified.

Further improvements in interface and plasma displays will no doubt evolve, and thus benefit all concerned - display and interface vendor along with the end user. Plasma displays are well-suited to custom panels (particularly those with various sizes of characters) and with improvements in IC breakdown voltages some further simplification of interface should evolve.




Figure 7




Figure 8

#### FLUORESCENT DISPLAY INTERFACE

Although the vast majority of fluorescent displays are directly driven from MOS logic (handheld and low-cost desk calculators), there is an emerging need for interface integrated circuits for use with the larger characters (higher currents) and the higher voltages coming into use. These blue-green display panels originated in Japan, and the manufacturers are quite aggressively pursuing markets such as POS systems, clocks, cash registers, appliances, automotive displays, etc. Larger and/or more complex styles are being made, including displays with alphanumeric capability (a starburst 14 or 16-segment pattern).

Modest voltage capability (60 or 70 volts) is all that is required of a semiconductor device to drive these panels, and the currents are in 20 to 30 mA region. These electrical requirements are well within the capability of many gas discharge digit drivers.


The UDN-6118/28A devices are designed specifically for use with fluorescent displays and include internal pull-down resistors so that up to eight segments and eight digits will require only two packages

and a greatly simplified power supply. The Type UDN-6118A driver is compatible with TTL, Schottky TTL, DTL, and 5 volt CMOS. The Type UDN-6128A driver is for use with 6 to 15 volt PMOS or CMOS logic.

The future of fluorescent displays look rather strong, particularly if competition further reduces prices. For the moment at least, these displays will not seriously tax the capability of IC interface except, perhaps, from a price/cost standpoint.

### **HOT WIRE READOUTS**

Although hot wire readouts could easily be placed in the incandescent category, their application in multidigit, multiplexed display systems more closely resembles LED circuit operation. Since hot wire displays will conduct current in either direction, isolation diodes are required to prevent sneak paths from partially turning ON unaddressed segments. Compare the typical hot wire display of Figure 10 with LED display of Figure 6. The availability of a suitable, inexpensive diode array would be of considerable asset in multiplexed hot wire systems.






Figure 10

The hot wire readouts are available in both sevensegment and alphanumeric (16-segment) versions and are quite well-suited to high ambient light applications. They do not wash out in sunlight, although their reliability diminishes with the higher

Ξ

Ľ

currents required in brightly lighted applications. As described, multiplexed schemes can be cumbersome because of the great number of discrete diodes required. One avionics system using a 16-character, 16-segment alphanumeric panel required 256 discrete diodes.

# INTEGRATED CIRCUITS FOR CURRENT-SOURCING APPLICATIONS

DURING RECENT YEARS, the appearance of many new low-power monolithic devices (LSI and microprocessors) has created an increased need of peripheral power driver integrated circuits. Interface drivers are typically categorized in terms of their output-drive functions. When current flows out of the driver output terminal and into the load, the device is said to "source" current. Conversely, current flows from a load into a "sink" driver.


Sprague integrated source drivers usually consist of high-voltage PNP devices and high-power NPN Darlington outputs (which provide PNP-type action), with input-level shifting. These power ICs are useful for interfacing low-level logic (TTL, CMOS, NMOS, PMOS) and high-current or high-voltage relays, solenoids, lamps (incandescent, LED, neon), motors, and displays (gas-discharge, LED,

vacuum-fluorescent). They can also be used to provide multi-channel buffers for discrete power semiconductors.


The advantages of source drivers for display interface are quite evident. The X-Y addressing of most readouts requires both source and sink functions to minimize pin count, interconnections, and package count.

A more subtle advantage of source drivers is related to their use with inductive loads or incandescent lamps. Both types of load generate troublesome transients and noise currents on common logic/load ground lines. In addition, high ground currents can shift the ground rail, affecting logic input levels, thresholds, and noise immunity. The use of source drivers can minimize many of these concerns by separating the logic and power returns.

# FLOATING LOGIC-GROUND LEVEL (Sink Driver)



# SEPARATE GROUND RETURNS (Source Driver)



DWG.NO. A-11,531

### **RELAY-DRIVER APPLICATIONS**


SERIES UDN-2580A, eight-channel source drivers, and Types UDN-2956A and UDN-2957A, five-channel source drivers, provide current/voltage translation from TTL, positive CMOS, or negative CMOS logic to -48 V telecommunication relays requiring less than 350 mA. All devices have internal inductive-load transient-suppression diodes.

Type UDN-2580A-1 is best driven from negative-reference CMOS or NMOS logic (-5 V or -12 V swing) in order to provide a -48 V swing at the output. The active-low input Type UDN-2588A-1 can be driven from positive logic TTL


(+5 V swing) or CMOS (+12 V swing) levels. The active-high input Type UDN-2956A is similar to Type UDN-2588A-1, but it also has a chip-enable function that requires a minimum number of drive lines to control outputs from several packages in a simple multiplex scheme.

### RECOMMENDED MAX. OPERATING CONDITIONS


# TELECOMMUNICATIONS RELAY DRIVER (Positive Logic) TELECOMMUNICATIONS RELAY DRIVER (Negative Logic)



DNG. NO. A-11,524



#### MULTIPLEXED RELAY DRIVER




### **PRINTER APPLICATIONS**

SPRAGUE SOURCE DRIVERS have been used extensively in electrosensitive, thermal, and impact printer applications. Multi-channel devices in the Series UDN-2580A and UDN-2980A reduce parts count and provide up to 350 mA per output at voltages up to 75 V (resistive load). Copper lead frames make these devices capable of simultaneously delivering up to 125 mA continuously from all eight channels at an ambient temperature of +50°C.


### RECOMMENDED MAX, OPERATING CONDITIONS

Supply Voltage Range, V <sub>s</sub>
UDN-2588A-I to 75 V
UDN-2981A and UDN-2982A 5 V to 45 V
UDN-2983A and UDN-2984A 35 V to 75 V
Logic Voltage, V <sub>IN</sub>
Continuous Output Current, lour (per output)350 mA
Peak Output Current, I <sub>OP</sub> 500 mA

### THERMAL PRINTER APPLICATION



### **ELECTROSENSITIVE PRINTER APPLICATION**



### **ELECTRO-MECHANICAL DISPLAY APPLICATIONS**


SOURCE DRIVERS in the Series UDN-2580A and UDN-2980A, when combined with the Type ULN-2804A sink driver, provide a simple interface between 12 V CMOS logic and a multiplexed electro-mechanical display. As shown, the need for additional inverter packages is eliminated since Type UDN-2580A is activated by a low input level and Type UDN-2982A is turned ON by a high input

input level. All drivers have internal inductive-load transient-suppression diodes and copper lead frames for improved package power dissipation capability.

### RECOMMENDED MAX. OPERATING CONDITIONS

Supply Voltage, V <sub>s</sub>		35 V
	Current, low (per output)	

### MULTIPLEXED ELECTRO-MECHANICAL DISPLAY DRIVERS



DWG.NO. B-1476

3—118

## VACUUM-FLUORESCENT/GAS-DISCHARGE DISPLAY APPLICATIONS

SPRAGUE SERIES UDN-6100A and UDN-2580A source drivers provide solutions to problems encountered in driving higher-voltage vacuumfluorescent and planar gas-discharge displays. Both series of parts provide TTL, CMOS, and NMOS input-logic compatibility. Series UDN-6100A devices are active high (non-inverting) drivers. Series UDN-2580A drivers are active low (inverting) devices.

At minimum cost, Series UDN-6100A-2 devices offer 60 V output breakdowns for vacuumfluorescent displays typically utilizing less than 32 characters. Featuring a minimum 80 V output breakdown voltage, standard Series UDN-6100A drivers (no additional suffix) guarantee 25 mA per output. Suffix -1 devices provide for a 110 V breakdown, recommending them for 40 to 80-digit or dot-matrix V-F applications or gas-discharge anode-drive applications requiring the higher output voltage. All of these drivers include internal pull-

### **MAXIMUM OPERATING VOLTAGES**


V <sub>S</sub> V <sub>BB</sub>	V <sub>IN(ON)</sub>	V <sub>IN(OFF)</sub>	V <sub>CC</sub>	V <sub>EE(MAX)</sub>	Device Type
+5 "	<1.4	>4.5	0	- 45	UDN-2588A
				-75	UDN-2588A-1
+12	< 8.4	>11.5	0	-45	UDN-2588A
				-75	UDN-2588A-1
+30	2.4	<0.4	NÄ	30	UDN-6138A-2
	4.0	<0.4	NA	-30	UDN-6148A-2
+40	2.4	< 0.4	NA NA	-40	UDN-6138A
	4.0	< 0.4	NA	-40	UDN-6148A
+60	TL or	CMOS	NA	0	Series UDN-6100A-2
+80	TTL or CMOS		NA	Ō	Series UDN-6100A
+110	TTL or CMOS		NA	0	Series UDN-6100A-1

down resistors and provide operation from singleended positive supplies.


Operation from a split-supply allows the user to bias the V-F filament at ground potential or to utilize a system-supply voltage above ground (±40 V instead of +80 V). Either Type UDN-6138A or Type UDN-6148A source drivers are recommended.

For vacuum-fluorescent display applications requiring a higher current capability (operating several displays with common drive circuitry), Type UDN-2588A can be used with appropriate external output pull-down resistors to provide up to 350 mA per output.

### **GAS-DISCHARGE DISPLAY DRIVERS**




### MULTIPLEXED VACUUM-FLUORESCENT DISPLAY DRIVERS




E

# VACUUM-FLUORESCENT/GAS-DISCHARGE DISPLAY APPLICATIONS (Continued)

# VACUUM-FLUORESCENT DISPLAY DRIVERS (Split Supply)





DWG. NO. A-11,526

### **INCANDESCENT LAMP DRIVER APPLICATIONS**


**D**RIVING MULTIPLEXED incandescent lamps at voltages up to 75 V with peak currents approaching 500 mA per segment, Series UDN-2980A eight-channel source drivers, when combined with Type ULN-2069B sink drivers, provide for a very cost-effective approach. Multiplexed lamps must typically be operated at a voltage  $\sqrt{N}$  (N = the number of digits) times the nominal d-c voltage, to obtain sufficient brightness. For example, a four-digit, 28 V display requires 56 V to operate satisfactorily. In addition, care must be taken to select a proper driver to withstand the substantial inrush currents created by cold filaments. Peak currents of up

to ten times the nominal operating currents have been observed. Multiplexed lamps must also incorporate diodes to prevent series/parallel paths to unaddressed elements.

### RECOMMENDED MAX. OPERATING CONDITIONS

Supply Voltage Range, V <sub>s</sub>	
UDN-298IA and UDN-2982A 5 V to 45	٧
UDN-2983A and UDN-2984A 35 V to 75	
Continuous Output Current, Iour (per output)350 m	۱A
Peak Output Current, Inc	

### MULTIPLEXED LAMP DRIVER, TTL- OR MOS-COMPATIBLE



### LIGHT-EMITTING DIODE APPLICATIONS

SERIES UDN-2580A and Series UDN-2980A 8-channel source drivers provide monolithic solutions to problems associated with driving multiplexed LED displays in common-cathode or common-anode configurations.

Type UDN-2585A is a non-Darlington inverting (input low = output high) source driver that is frequently used as a segment or dot driver in a common-cathode LED display where multiplexed segment or dot currents do not exceed 120 mA. This device features input logic-level compatibility with open-collector TTL, standard TTL, CMOS, and NMOS, as well as low output saturation voltages.

For common-cathode applications requiring higher segment currents, or for common-anode digit drive applications, Series UDN-2980A is recommended. This non-inverting (input high = output high) series features 350 mA per output continuous current ratings with peak currents reaching 500 mA


per output. Outputs may be paralleled for higher current capability. Type UDN-2982A is logic-compatible with 2.4 V output levels of TTL and CMOS. Similar high output current ratings, for use in inverting applications, are offered by the Type UDN-2580A driver.

Combining Sprague source drivers with multichannel, high-current sink drivers (such as Type ULN-2068B, UDN-2595A, or ULN-2814A) provides simple, compact, and economical solutions to driving high-current multiplexed LED displays.

### RECOMMENDED MAX. OPERATING CONDITIONS

Supply Voltage, V <sub>s</sub>
UDN-2585A 15 V
UDN-2982A
Continuous Output Current, l <sub>out</sub> (per output)
UDN-2585A
UDN-2982A —350 mA
input Voltage, V <sub>IN</sub>


### COMMON-CATHODE LED DISPLAY




# LIGHT-EMITTING DIODE APPLICATIONS (Continued)

### **COMMON-CATHODE LED DISPLAY**

### **COMMON-ANODE LED DISPLAY**






### MULTI-CHANNEL INTERFACE TO HIGH-POWER LOADS

S PRAGUE SOURCE DRIVERS can be employed as multi-channel pre-drivers for discrete high-current or high-voltage semiconductors, thus reducing the need for many discrete components. For instance, a UDN-2580A 8-channel source driver can provide up to 350 mA of pre-drive current into the base of power NPN devices, making 5 A load currents readily available. Higher load currents can be


obtained by using power NPN Darlington devices.

For a-c loads, it is possible to use any of the Sprague source drivers to provide gate current (with appropriate current-limiting) to a power SCR or triac. This scheme can provide an economical solution to many applications such as driving incandescent lamps or a-c motors at up to 20 A.

### **DRIVER FOR HIGH-POWER DISCRETE DEVICES**



DWG.NO. A-11,533



3--124

# 3

## RELIABILITY OF SERIES ULN-2000A AND ULN-2800A HIGH-CURRENT DARLINGTON DRIVERS

THIS REPORT SUMMARIZES accelerated-life tests that have been performed on Series ULN-2000A and ULN-2800A integrated circuits and provides information that can be used to calculate the failure rate at normal junction operating temperatures.

#### INTRODUCTION

Product-reliability improvement is a continuous and evolving process at Sprague Electric Company. Ongoing life tests, environmental tests, and stress tests are performed to establish failure rates and monitor established process-control procedures. Failures are analyzed to determine design changes or process improvements that can be implemented to improve device reliability.

The reliability of integrated circuits can be measured by qualification tests, accelerated tests, and burn-in:

- Qualification testing is performed at an ambient temperature of +125°C for 1000 hours with an LTPD = 5 in accordance with MILSTD-883B. This testing is normally conducted in response to a specific customer request or requirement. Qualification testing highlights design problems or gross processing problems, but does not provide sufficient data to generate accurate failure rates in a reasonable period of time.
- Accelerated testing is performed at junction temperatures above + 125°C and is used to generate failure-rate data.
- 3) Burn-in is intended to remove infant-mortality rejects and is conducted at +150°C for 96 hours or at +125°C for 168 hours. An analysis of test results from Sprague Electric's Double-Deuce™ burn-in program found 1.27% failures in more than 325,000 pieces tested in a recent time period. Most failures were due to slight parametric shifts. Catastrophic failures, which would cause user-equipment failure, were less than 0.1%.

#### **ACCELERATED-LIFE TESTS**

Sprague Electric performs accelerated-life tests on integrated circuits at junction temperatures of  $+150^{\circ}\text{C}$  or  $+175^{\circ}\text{C}$  at the recommended operating voltages. The internal power dissipation on some high-power circuits requires the ambient temperature to be lower than  $+150^{\circ}\text{C}$  to keep the junction temperature between  $+150^{\circ}\text{C}$  and  $+175^{\circ}\text{C}$ .

In these tests, failures are produced so that the statistical life distribution may be established. The distribution cannot be established without failures. High-temperature accelerated-life testing is necessary to accumulate data in reasonable time periods. It has been established that the failure mechanisms at all temperatures in these tests are identical. Temperatures above +175°C are not generally used for the following reasons:

- a) Industry-standard molding compounds degrade and release contaminants (halides) at approximately +200°C.
- b) Life-test boards constructed with materials capable of withstanding exposure to temperatures greater than +175°C have been deemed to be cost prohibitive.
- c) Increases in junction leakage currents may increase the power dissipation and device temperature to an indeterminant level.

Tables Ia and Ib contain data produced by life tests that were conducted at +150°C and +175°C. The data include the number of test samples, number of units in each sample, and the time periods during which failures occurred. The total time-ontest varies, with priority changes influencing alloca-

TABLE Ia
TEST RESULTS at  $T_1 = +150^{\circ}C$ 

			1531 V	ranrıa dı	., — .	170 €				
	HOURS ON TEST									
TEST Number	QTY.	90	150	300	600 NUMB	1200 ER OF FAIL	1800 URES	2400	3000	5000
1	12	0	0	0	0	2	0		_	_
2	22	0	Ö	Ö	Ö	Ō	Ö	0	0	
3	22	Ö	Õ	Ô	Õ	Ď	Õ	Ö	Ö	
A.	22	Ö	Ö	2	ŏ	ñ	3	Ď	Ď	
5	22	0	0	Ō	ñ	Õ	Õ	Ŏ	Ō	_
6	22	0	Ö	Ō	Ö	Ŏ	ì	Ö	Ö	
7	12	Ö	Õ	Ď	Õ	Ō	Ō	_	_	
8	12	Ŏ	Ŏ	Ŏ	Ō	Ō	0	_	_	
9	90	Ŏ	Õ	Ö	2	Ō	0		_	
10	12	Ō	Ō	Ō	0	0	0			_
11	12	Ö	Ô	0	0	0	0		_	_
12	12	0	0	0	0	0	0	0	0	_
13	12	0	0	0	0	0	0	0	0	_
14	35	0	0	0	0	0	0	1	_	
15	12	0	0	0	1	1	0	0	0	0
16	25	0	0	0	Ò	0	_		_	_
17	25	0	0	0	0	0	****	_	_	_
TOTAL ON TEST		381	381	381	379	376	323	173	138	10
TOTAL FAILURES		0	0	2	3	3	4	1	0	0
TOTAL GOOD		381	381	379	376	373	319	172	138	10
$P_s$		1.00	1.00	0.995	0.992	0.992	0.988	0.994	1.00	1.00
Cumulative P <sub>s</sub>		1.00	1.00	0.995	0.987	0.979	0.967	0.961	0.961	0.961
$P_f = 1 - P_s$		0	0	0.005	0.013	0.021	0.033	0.039	0.039	0.039
Cumulative % Failures	8	0 -	0	0.5	1.3	2.1	3.3	3.9	3.9	3.9

tion of oven and board space, as new products are introduced. The time intervals between test readings were chosen for ease of plotting on log-normal paper.

The acceleration factor calculated using the Arrhenius equation, and a 1 eV activation energy, is approximately  $5 \times$  for each 25°C temperature rise in junction temperature and is multiplicative. This allows the data to be compared to qualification lifetest data by equating 40 hours at +175°C or 200 hours at +150°C to 1000 hours of qualification lifetest at +125°C.

The data at the bottom of Tables Ia and Ib were compiled by calculating the probability of success  $(P_s)$ , the cumulative probability of success, the probability of failure  $(P_t)$  and the percentage of failed units in each time period.

The cumulative percent of failures is plotted on log-normal plotting paper in Figure 1. This paper has a logarithmic time-scale axis and a probability-scale axis. A log-normal distribution plots as a straight line. A line of best fit is drawn through the plotted

Ξ

points and extended to determine the median lifetime at the 50% failure point. The mediam life at a junction temperature of  $+150^{\circ}$ C is  $1.6 \times 10^{5}$  hours. At  $+175^{\circ}$ C, the median lifetime is  $3.0 \times 10^{4}$  hours.

The log-normal distribution is commonly used because most semiconductor device data fit such a distribution.<sup>2</sup> When the median life has been found at the elevated temperature, it can be converted to the lower temperature of the actual application. The Arrhenius equation, which relates the reaction rate to temperature, is used to make this conversion.<sup>1</sup> The Arrhenius equation is:

$$V_r = V_r^{o} e^{-\epsilon/kT}$$

where  $V_r^{\circ} = a$  constant

 $\epsilon$  = activation energy

k = Boltzmann's constant

T = absolute temperature in degrees Kelvin

An activation energy of 1.0 electron-volt was established by testing Series ULN-2000A, Series UDN-5710M, and Series UDN-2980A devices at

TABLE Ib TEST RESULTS at  $T_1 = +175^{\circ}C$ 


		HOURS ON TEST									
TEST Number	QTY.	90	150	300	600 NUMI	1200 BER OF FAII	1800 Lures	2400	3000	5000	
1	25	0	0	0	7		_				
2	25	Ō	Õ	Ö	Ó	0	0	0	_	_	
3	25	Ó	0	1	2	i	Ö	Õ	_		
4	24	0	1	0	1	0	Ö	0	0	_	
5	19	0	0	Ó	Ō	Ō	Ö	_			
6	19	0	0	0	0	0	Ô		_		
7	12	0	0	2	3	2	_		_		
8	12	0	0	0	0	Û	_	_	_		
9	12	0	0	0	0	0	0	_			
10	18	0	0	0	0	0	_	_		_	
11	12	0	0	0	0	0	2	0	0	2	
12	12	0	0	0	0	0	0		_		
13	12	1	0	0	0	0	0	0	_		
14	18	0	0	1	2	0	7	_	_	_	
15	12	1	0	0	0	0	0	_	_		
16	12	0	0	0	0	0	_		_	_	
17	24	0	0	0	0	0	0	_	_	_	
18	12	0	1	0	1	0	0	0	0	h-manuful.	
19	24	0	0	0	0	0	_	_	_	_	
TOTAL ON TEST		329	327	325	321	287	213	99	42	10	
TOTAL FAILURES		2	2	4	16	3	9	0	0	2	
TOTAL GOOD		327	325	321	305	284	204	99	42	8	
$P_s$		0.994	0.994	0.988	0.950	0.990	0:958	1.00	1.00	0.800	
Cumulative P <sub>s</sub>		0.994	0.988	0.976	0.927	0.917	0.879	0.879	0.879	0.703	
$P_{\rm f} = 1 - P_{\rm s}$		0.006	0.012	0.024	0.073	0.083	0.121	0.121	0.121	0.300	
Cumulative % Failures		0.6	1.2	2.4	7.3	8.3	12.1	12.1	12.1	30.0	

multiple temperatures. Failure analysis of devices rejected during this testing of Series ULN-2000A and ULN-2800A also supports this activation energy, as failures were mainly due to increased leakages, reduced beta, and surface inversion.<sup>3</sup>

The median life-point is drawn on Arrhenius graph


paper in Figure 2. Arrhenius plotting paper gives a graphical solution, rather than a mathematical solution, to the problem of equivalent median lifetime at any junction temperature. A line drawn through +150°C and +175°C failure points has a slope corresponding to that of the 1.0 eV failure mechanism.

Figure 1
CUMULATIVE
PERCENT OF FAILURES



<u>-</u>

Figure 2 MEDIAN LIFE



Although not as statistically accurate as the median lifetime, the 5% failure point can be read from Figure 1. It is plotted in Figure 2.

The median life with lower junction temperatures can now be determined by using Figure 2. It must be emphasized that this is junction temperature and not ambient temperature. The temperature rise at the junction due to internal power dissipation must be taken into account using the formula:

$$T_J = P_D \theta_{JA} + T_A$$
 or  $T_J = P_D \theta_{JC} + T_C$ 

The median lifetime, or 50% failure point, as determined in Figure 2, is approximately 100 years at +125°C or 1,000 years at +100°C junction temperature.

The approximate failure rate (FR) can be determined from FR = 1/Median Life, where Median Life is taken from Figure 2 at the intersection of the junction-temperature line and median-life plot. The actual instantaneous failure rate may be calculated using a Goldwaite plot.<sup>4</sup> However, this approximation is very close. At  $+100^{\circ}\text{C}$  the failure rate would be:

$$FR = 1/(8.8 \times 10^6 hours)$$
  
= 0.0011%/1000 hours = 11 FIT  
where FIT = failures per 109 unit-hours

### TABLE II SERIES ULN-2000A AND ULN-2800A FAILURE RATE

(°C)	Median Life (h)	Failure Rate (%/100 h)	Failures In Time (No./10° unit-hours)
125	$1.0 \times 10^{6}$	0.10	1000
100	$8.8 \times 10^{6}$	0.011	110
75	$1.0 \times 10^{8}$	0.0010	10
50	$8.8 \times 10^{8}$	0.00011	1.1

Ξ

#### CONCLUSION

The relationship between temperature and failure rate is well documented and is an important factor in all designs. Load currents, duty cycle, and ambient temperature must be considered by the design engineer to establish a junction-temperature limit that provides failure rates within design objectives.

Figure 2 shows that a design with a junction temperature of  $+100^{\circ}$ C, calcualted from internal power dissipation and external ambient temperature, would not reach the 5% failure point in 10 years. Lowering the junction temperature to  $+70^{\circ}$ C increases the time to the 5% failure point to 300 years.

A complete sequence of environmental tests on Series ULN-2000A and ULN-2800A, including temperature cycle, pressure cooker, and biased humidity tests are continuously monitored to ensure that assembly and package technology remain within established limits.

These environmental tests and accelerated-life tests establish a base line for comparisons of new processes and materials.

### REFERENCES

- 1) Manchester, K. E., and Bird, D. W., "Thermal Resistance: A Reliability Consideration," *IEEE Transactions*, Vol. CHMT-3, No. 4, 1980, pp. 580-587 (Sprague Technical Paper TP 80-2).
- 2) Peck, D. S., and Trapp, O. D., Accelerated Testing Handbook, Technology Associates, 1978, pp. 2-1 through 2-6.
- 3) ibid., p. 6-7.
- 4) Goldwaite, L. R., "Failure Rate Study for the Log-Normal Lifetime Model," Proceedings of the 7th Symposium on Reliability and Quality Control, 1961, pp. 208-213.

. — — — —

3

