

Please note that Cypress is an Infineon Technologies Company.

The document following this cover page is marked as "Cypress" document as this is the company that originally developed the product. Please note that Infineon will continue to offer the product to new and existing customers as part of the Infineon product portfolio.

Continuity of document content

The fact that Infineon offers the following product as part of the Infineon product portfolio does not lead to any changes to this document. Future revisions will occur when appropriate, and any changes will be set out on the document history page.

Continuity of ordering part numbers

Infineon continues to support existing part numbers. Please continue to use the ordering part numbers listed in the datasheet for ordering.

www.infineon.com

PRELIMINARY

PSoC® 4: CY8C4045XXX-DS400 Datasheet

Programmable System-on-Chip (PSoC)

General Description

PSoC[®] 4 is a scalable and reconfigurable platform architecture for a family of programmable embedded system controllers with an ARM[®] Cortex™-M0 CPU. It combines programmable and reconfigurable analog and digital blocks with flexible automatic routing.

The PSoC CY8C4045XXX-DS400 product family is a member of the PSoC 4 platform architecture family. It provides a compact (1.6 mm × 2 mm) 32-bit microcontroller solution in a 20-ball WLCSP package.

198 Champion Court

Features

32-bit MCU Subsystem

- 48-MHz ARM Cortex-M0 CPU
- 32-KB Flash
- 4-KB SRAM

Low-Power Operation

- 1.7-V to 5.5-V operation
- Independent supply voltage pin for GPIO that allows 1.71-V to 5.5-V signaling on the I/Os
- Deep Sleep current of 2.5 µA

Clock Sources

- ±2 % Internal Main Oscillator (IMO)
- Internal Low-power Oscillator (ILO)

Timing and Pulse-Width Modulation

- Six 16-bit timer/counter/pulse-width modulator (TCPWM) blocks
- Center-aligned, Edge, and Pseudo-random modes
- Quadrature decoder
- Comparator-based triggering of Kill signals for motors

Serial Communication

Two independent run-time reconfigurable Serial Communication Blocks (SCBs) with re-configurable I²C, SPI, or UART functionality

Package

- 1.63 mm × 2.03 mm, 20-ball wafer-level CSP (WLCSP) with 0.4-mm ball pitch
- Up to nine GPIO pins
- Supports industrial (–40 °C to +85 °C) temperature range

Cypress Semiconductor Corporation
Document Number: 002-20919 Rev. **



More Information

Cypress provides a wealth of data at www.cypress.com to help you to select the right PSoC device for your design, and to help you to quickly and effectively integrate the device into your design. For a comprehensive list of resources, see the knowledge base article KBA86521, How to Design with PSoC 3, PSoC 4, and PSoC 5LP. Following is an abbreviated list for PSoC 4:

- Overview: PSoC Portfolio, PSoC Roadmap
- Product Selectors: PSoC 1, PSoC 3, PSoC 4, PSoC 5LP In addition, PSoC Creator includes a device selection tool.
- Application notes: Cypress offers a large number of PSoC application notes covering a broad range of topics, from basic to advanced level. Recommended application notes for getting started with PSoC 4 are:
 - □ AN79953: Getting Started With PSoC 4
 - □ AN88619: PSoC 4 Hardware Design Considerations
 - □ AN86439: Using PSoC 4 GPIO Pins
 - □ AN57821: Mixed Signal Circuit Board Layout
 - □ AN81623: Digital Design Best Practices
 - □ AN73854: Introduction To Bootloaders
 - □ AN89610: ARM Cortex Code Optimization
 - □ AN85951: PSoC 4 and PSoC Analog Coprocessor Capsense Design Guide


- Technical Reference Manual (TRM) is in two documents:
 - □ Architecture TRM details each PSoC 4 functional block.
 - Registers TRM describes each of the PSoC 4 registers.
- Development Kits:
 - CY8CKIT-042, PSoC 4 Pioneer Kit, is an easy-to-use and inexpensive development platform. This kit includes connectors for Arduino™ compatible shields and Digilent® Pmod™ daughter cards.
 - □ CY8CKIT-049 is a very low-cost prototyping platform. It is a low-cost alternative to sampling PSoC 4 devices.
 - CY8CKIT-001 is a common development platform for any one of the PSoC 1, PSoC 3, PSoC 4, or PSoC 5LP families of devices.

The MiniProg3 device provides an interface for flash programming and debug.

PSoC Creator

PSoC Creator is a free Windows-based Integrated Design Environment (IDE). It enables concurrent hardware and firmware design of PSoC 3, PSoC 4, and PSoC 5LP based systems. Create designs using classic, familiar schematic capture supported by over 100 pre-verified, production-ready PSoC Components; see the list of component datasheets. With PSoC Creator, you can:

- 1. Drag and drop component icons to build your hardware system design in the main design workspace
- 2. Codesign your application firmware with the PSoC hardware. using the PSoC Creator IDE C compiler
- 3. Configure components using the configuration tools
- 4. Explore the library of 100+ components
- 5. Review component datasheets



OK

Figure 1. Multiple-Sensor Example Project in PSoC Creator

fan4

ach4

PRELIMINARY



Contents

Functional Overview	4
CPU and Memory Subsystem	4
System Resources	5
Peripherals	5
GPIO	5
Pinouts	6
Alternate Pin Functions	6
Power	7
Electrical Specifications	9
Absolute Maximum Ratings	9
Device Level Specifications	10
Digital Peripherals	
Memory	
System Resources	

Ordering Information	1 /
Packaging	17
Acronyms	19
Document Conventions	20
Units of Measure	20
Document History Page	21
Sales, Solutions, and Legal Information	22
Worldwide Sales and Design Support	22
Products	22
PSoC® Solutions	22
Cypress Developer Community	22
Technical Support	






Figure 2. CY8C4045XXX-DS400 Block Diagram

Functional Overview

CPU and Memory Subsystem

CPU

The Cortex-M0 CPU in CY8C4045XXX-DS400 is part of the 32-bit MCU subsystem, which is optimized for low-power operation with extensive clock gating. It mostly uses 16-bit instructions and executes a subset of the Thumb-2 instruction set. This enables fully compatible binary upward migration of the code to higher performance processors such as the Cortex-M4. thus enabling upward compatibility. The Cypress implementation includes a hardware multiplier that provides a 32-bit result in one cycle. It includes a nested vectored interrupt controller (NVIC) block with 32 interrupt inputs and also includes a Wakeup Interrupt Controller (WIC). The WIC can wake the processor up from the Deep Sleep mode, allowing power to be switched off to the main processor when the chip is in the Deep Sleep mode. The Cortex-M0 CPU provides a Non-Maskable Interrupt (NMI) input, which is made available to the user when it is not in use for system functions requested by the user.

The CPU also includes a serial wire debug (SWD) interface, which is a 2-wire form of JTAG. The debug configuration used for CY8C4045XXX-DS400 has four break-point (address) comparators and two watchpoint (data) comparators.

Flash

The CY8C4045XXX-DS400 device has a flash module with a flash accelerator, tightly coupled to the CPU to improve average access times from the flash block. The flash block is designed to deliver 1 wait-state (WS) access time at 48 MHz and with 0-WS access time at 24 MHz. The flash accelerator delivers 85% of single-cycle SRAM access performance on average. Part of the flash module can be used to emulate EEPROM operation if required.

SRAM

4 KB of SRAM are provided with zero wait-state access at 48 MHz.

SROM

An 8-KB supervisory ROM that contains boot and configuration



System Resources


Power System

The power system is described in detail in the section Power on page 8. It provides assurance that voltage levels are as required for each respective mode and will delay active mode entry (on power-on reset (POR), for example) until voltage levels are as required for proper functionality or generate reset (Brown-Out Detect (BOD)). CY8C4045XXX-DS400 can operate over the range of 1.7 to 5.5 V and has three different power modes (Active, Sleep, and Deep Sleep) transitions between which are managed by the power system.

Clock System

The clock system for CY8C4045XXX-DS400 consists of the Internal Main Oscillator (IMO) and the Internal Low-power Oscillator (ILO). The IMO operates over a range of 24 to 48 MHz. There are eight clock dividers that generate peripheral clocks by dividing the IMO clock: four 8-bit dividers, two 16-bit dividers, and two fractional (16.5) dividers.

Figure 3. MCU Clocking Architecture



Peripherals

Serial Communication Blocks (SCB)

CY8C4045XXX-DS400 has two SCBs (SCB[0] and SCB[1]), which can be configured to implement an I²C, SPI, or UART interface. The hardware I²C blocks implement full multi-master and slave interfaces capable of multimaster arbitration. In the SPI mode, the SCB blocks can be configured to act as master or

In the I²C mode, the SCB blocks are capable of operating at speeds of up to 1 Mbps (Fast Mode Plus) and have flexible buffering options to reduce interrupt overhead and latency for the CPU. These blocks also support I²C that creates a mailbox address range in the memory of CY8C4045XXX-DS400 and effectively reduces I²C communication to reading from and writing to an array in memory. In addition, the blocks support 8-deep FIFOs for receive and transmit which, by increasing the time given for the CPU to read data, greatly reduce the need for clock stretching caused by the CPU not having read data on time.

The I²C peripherals are compatible with the I²C Standard-mode, Fast-mode, and Fast-mode Plus devices as defined in the NXP l²C-bus specification and user manual (UM10204). The l²C bus I/Os are implemented with GPIO in open-drain modes. The I²C signals of SCB[0] can be connected to Port pins P0.0 and P0.1 which are overvoltage-tolerant.

Non-overvoltage tolerant pins (all except P0.0 and P0.1) are not completely compliant with the I²C spec in the following respects:

- They cannot be hot-swapped or powered up independently of the rest of the I²C system.
- Fast-mode Plus has an IOL specification of 20 mA at a VOL of 0.4 V. The GPIO cells can sink a maximum of 8-mA IOL with a VOI maximum of 0.6 V.
- Fast-mode and Fast-mode Plus specify minimum Fall times, which are not met with the GPIO cell; Slow strong mode

Timer/Counter/PWM Block (TCPWM)

CY8C4045XXX-DS400 has six TCPWM blocks, each of which implements a 16-bit timer, counter, pulse-width modulator (PWM), and quadrature decoder functionality. The block can be used to measure the period and pulse width of an input signal (timer), find the number of times a particular event occurs (counter), generate PWM signals, or decode quadrature signals

GPIO

CY8C4045XXX-DS400 has up to nine GPIOs including the SWD pins, which can also be used as GPIOs if not being used for Debug and programming purposes. Pins P0.0 and P0.1 are overvoltage-tolerant. The number of available GPIOs vary with the package. The GPIO block implements the following:

- Seven drive strength modes:
 - □ Input only
 - Weak pull-up with strong pull-down
 - ☐ Strong pull-up with weak pull-down
 - ☐ Open drain with strong pull-down
 - Open drain with strong pull-up
 - □ Strong pull-up with strong pull-down
 - Weak pull-up with weak pull-down
- □ Input threshold select (CMOS or LVTTL)
- Individual control of input and output buffer enabling/disabling in addition to the drive strength modes
- Hold mode for latching previous state (used for retaining I/O state in Deep Sleep mode)
- Selectable slew rates for dV/dt related noise control to improve **EMI**

During power-on and reset, the I/O pins are forced to the disable state so as not to crowbar any inputs and/or cause excess turn-on current. A multiplexing network known as a high-speed I/O matrix is used to multiplex between various signals that may connect to an I/O pin.



Pinouts

The following table provides the pin list for the 20-ball CSP. Pins Px.y are GPIO pins with multiple functions, "x" indicates the port number and "y" the particular pin on that port. Note that XRES has no internal pullup and, if a pullup is required, an external pullup of typically 5 $K\Omega$ is recommended. Port pin functionality is described in the next table.

Ball Location (20-CSP)	Description
B4	DNC (Do Not Connect). Leave floating.
A4	DNC (Do Not Connect). Leave floating.
В3	DNC (Do Not Connect). Leave floating.
C3	P2.1
D3	P1.7
C2	P1.3
D2	P1.0
B2	P1.5
A3	P0.1 (Overvoltage Tolerant)
A2	P0.0 (Overvoltage Tolerant)
E2	P1.1 (SWD DATA)
D1	P1.2 (SWD CLK)
B1	XRES (Reset input)
E4	DNC (Do Not Connect). Leave floating.
C4	DNC (Do Not Connect). Leave floating.
E1	VDDIO (1.71 V to 5.5 V power supply for GPIO)
A1	VCCD (Internal Regulator output to bypass Cap.)
E3	VDDD (1.71 V to 5.5 V chip power supply)
D4	VSS (Ground)
C1	VSS (Ground)

Alternate Pin Functions

Each Port pin has can be assigned to one of multiple functions. The pin assignments are shown in the following table.


Port Pin	ACT #0	ACT #1	ACT #2	ACT #3	DS #0	DS #1	DS #2	DS #3
P1.0	tcpwm.line[0]	tcpwm.tr_compare _match[0]	scb[1].uart_tx	tcpwm.tr_overflow[0]		-	scb[1].spi_clk	scb[1].i2c_scl
P1.1	tcpwm.line[1]	tcpwm.tr_compare _match[1]	scb[1].uart_cts	tcpwm.tr_overflow[1]	swd_data	-	scb[1].spi_mosi	-
P1.2	tcpwm.line[2]	tcpwm.tr_compare _match[2]	=	tcpwm.tr_overflow[2]	swd_clk		-	-
P1.3	ext_clk:0	-	scb[1].uart_rx	-	-		scb[1].spi_miso	scb[1].i2c_sda
P1.5	tcpwm.line[3]	tcpwm.tr_compare _match[3]	scb[1].uart_rts	tcpwm.tr_overflow[3]			scb[1].spi_select 0	-
P1.7	tcpwm.line[4]	tcpwm.tr_compare _match[4]	scb[0].uart_tx	tcpwm.tr_overflow[4]		scb[0].spi_mosi	-	
P0.0						scb[0].spi_sele		scb[0].i2c_s
	ext_clk:1	-	scb[0].uart_cts	-		ct0:0	-	da:0
P0.1						scb[0].spi_mis		scb[0].i2c_s
	ı	-	scb[0].uart_rts	-		0:0	-	cl:0
		tcpwm.tr_compa						
P2.1	tcpwm.line[5]	re_match[5]	scb[0].uart_rx	tcpwm.tr_overflow[5]		scb[0].spi_clk	-	

Port pins P0.0 and P0.1 are overvoltage-tolerant (OVT). ACT and DS in the table above refer to Active and Deep Sleep modes respectively.

Document Number: 002-20919 Rev. ** Page 6 of 22



Figure 4. 20-ball WLCSP CY8C4045XXX-DS400 Ball Map (Bottom (Balls Up) View)






Power

The following power system diagram shows the set of power supply pins as implemented in CY8C4045XXX-DS400. A separate I/O supply pin, VDDIO, allows the GPIOs to operate at levels from 1.71 to 5.5 V. The VDDIO pin must be equal to or less than the voltages connected to the VDDD pin. VDDIO and VDDD can be shorted together if separate levels are not required.

Figure 5. Power Supply Connections




Mode 1: 1.8 V to 5.5 V External Supply

In this mode, the CY8C4045XXX-DS400 is powered by an external power supply that can be anywhere in the range of 1.8 to 5.5 V. This range is also designed for battery-powered operation. For example, the chip can be powered from a battery system that starts at 3.5 V and works down to 1.8 V. In this mode, the internal regulator of the CY8C4045XXX-DS400 supplies the internal logic and its output is connected to the VCCD pin. The VCCD pin must be bypassed to ground via an external capacitor (0.1 $\mu F;$ X5R ceramic or better) and must not be connected to anything else. An example of a Bypass scheme is shown in Figure 6.

Figure 6. CY8C4045XXX-DS400 Power and Bypass Scheme Example (1.8 V to 5.5 V)

Power supply connections when $1.8 \le V_{DDD} \le 5.5 \text{ V}$




Mode 2: 1.8 V ±5% External Supply

In this mode, the CY8C4045XXX-DS400 is powered by an external power supply that must be within the range of 1.71 to 1.89 V; note that this range needs to include the power supply ripple voltage. In this mode, the VDDD and VCCD pins are shorted together and bypassed. The internal regulator can be disabled in the firmware. Bypass capacitors must be used from VDDD to ground. The typical practice for systems in this frequency range is to use a capacitor in the 1- μ F range, in parallel with a smaller capacitor (0.1 μ F, for example). Note that these are simply rules of thumb and that, for critical applications, the PCB layout, lead inductance, and the bypass capacitor parasitic should be simulated to design and obtain optimal bypassing.

An example of a bypass scheme is shown in Figure 7.

Figure 7. CY8C4045XXX-DS400 Power and Bypass Scheme Example (1.71 V to 1.89 V)

Power supply connections when $1.71 \le V_{DDD} \le 1.89 \text{ V}$







Electrical Specifications

Absolute Maximum Ratings

Table 1. Absolute Maximum Ratings^[1]

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
V _{DDD_MAX}	Digital supply relative to V _{SS}	-0.5	_	6	V	Absolute max
V _{DDIO_MAX}	Max supply voltage relative to V _{SS}	_	-	6	V	Absolute max
V _{GPIO_ABS}	GPIO voltage	-0.5	-	V _{DDIO} + 0.5	V	Absolute max
I _{GPIO_ABS}	Maximum current per GPIO	-25	_	25	mA	Absolute max
I _{GPIO_injection}	GPIO injection current, Max for $V_{IH} > V_{DDD}$, and Min for $V_{IL} < V_{SS}$	-0.5	-	0.5	mA	Absolute max, current injected per pin
ESD_HBM	Electrostatic discharge human body model	2200	-	-	V	-
ESD_CDM	Electrostatic discharge charged device model	500	-	_	V	-
LU	Pin current for latch-up	-200	-	200	mA	_

PSoC® 4: CY8C4045XXX-DS400

Datasheet

Document Number: 002-20919 Rev. ** Page 9 of 22

Usage above the absolute maximum conditions listed in Table 1 may cause permanent damage to the device. Exposure to absolute maximum conditions for extended
periods of time may affect device reliability. The maximum storage temperature is 150 °C in compliance with JEDEC Standard JESD22-A103, High Temperature
Storage Life. When used below absolute maximum conditions but above normal operating conditions, the device may not operate to specification.



Device Level Specifications

All specifications are valid for -40 °C \leq TA \leq 85 °C and TJ \leq 100 °C, except where noted. Specifications are valid for 1.71 V to 5.5 V, except where noted. Typical values are measured at 25 °C unless otherwise noted.

Table 2. DC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID.PWR#1	V_{DDD}	Power supply input voltage	1.71	_	5.5	V	
SID.PWR#13	V _{DDIO}	GPIO power supply	1.71	-	5.5	V	VDDIO voltage must be less than or equal to VDDD
SID.PWR#24	V_{CCD}	Output voltage (for core logic)	-	1.8	_	V	Internal regulator output
SID.PWR#15	C _{EFC}	External regulator voltage bypass on V _{CCD}	-	0.1	-	μF	X5R ceramic or better
SID.PWR#16	C _{EXC}	Power supply decoupling capacitor on V _{DDD}	-	1	_	μF	X5R ceramic or better
Active Mode, V _D	_{DD} = 1.71 to	5.5 V. Typical values measured at	V _{DD} = 3	3.3 V			
SID.PWR#12	I _{DD12}	Supply current	_	4	_	mA	CPU at 12 MHz. IMO at 48 MHz.
SID.PWR#12A	I _{DD12A}	Supply current	_	8	-	mA	CPU at 24 MHz. IMO at 48 MHz.
SID.PWR#12B	I _{DD12B}	Supply current	ı	13	-	mA	CPU at 48 MHz. IMO at 48 MHz.
Sleep Mode, V _{DI}	_{DD} = 1.71 to	5.5 V					
SID25A	I _{DD20A}	I ² C wakeup. WDT ON. IMO at 48 MHz	_	2.0	3.0	mA	CPU at 12 MHz
Deep Sleep Mod	e, V _{DDD} = 1.	71 to 5.5 V					
SID_DS	I _{DD_DS}	I2C Wakeup and WDT on.	_	2.5	_	μA	V _{DDD} = 1.8 to 5.5 V
SID_DS_1	I _{DD_DS_1}	Internal Regulator bypassed. I ² C Wakeup and WDT on.	-	2.5	_	μΑ	V _{DDD} = 1.71 to 1.89 V
XRES Current							
SID307	I _{DD_XR}	Supply current while XRES asserted	_	1	10	μA	-

Table 3. AC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID.CLK#4	F _{CPU}	CPU frequency	DC	_	48	MHz	1.71 V ≤ V _{DDD} ≤ 5.5 V
SID.PWR#20	T _{SLEEP}	Wakeup from sleep mode	_	0	_	μs	
SID.PWR#21	T _{DEEPSLEEP}	Wakeup from Deep Sleep mode	-	-	35	μs	24-MHz IMO. Guaranteed by characterization
SID.XRES#5	T _{XRES}	External reset pulse width	5	_	_	μs	Guaranteed by characterization

Document Number: 002-20919 Rev. ** Page 10 of 22

PRELIMINARY



1/0

Table 4. I/O DC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID.GIO#37	V _{IH} ^[2]	Input voltage HIGH threshold	$0.7 \times V_{DDIO}$	_	_	V	CMOS input
SID.GIO#38	V _{IL}	Input voltage LOW threshold	_	_	$0.3 \times V_{DDIO}$	V	CMOS input
SID.GIO#39	V _{IH} ^[2]	LVTTL input, V _{DDIO} < 2.7 V	0.7× V _{DDIO}	_	_	V	_
SID.GIO#40	V _{IL}	LVTTL input, V _{DDIO} < 2.7 V	_	_	$0.3 \times V_{DDIO}$	V	_
SID.GIO#41	V _{IH} ^[2]	LVTTL input, $V_{DDIO} \ge 2.7 \text{ V}$	2.0	_	_	V	_
SID.GIO#42	V _{IL}	LVTTL input, V _{DDIO} ≥ 2.7 V	_	_	0.8	V	_
SID.GIO#33	V _{OH}	Output voltage HIGH level	V _{DDIO} – 0.6	1	_	٧	I _{OH} = 4 mA at 3-V V _{DDIO}
SID.GIO#34	V _{OH}	Output voltage HIGH level	V _{DDIO} – 0.5	-	_	V	I _{OH} = 1 mA at 1.8-V V _{DDIO}
SID.GIO#35	V _{OL}	Output voltage LOW level	_	-	0.6	V	I_{OL} = 4 mA at 1.8-V V_{DDIO}
SID.GIO#36	V_{OL}	Output voltage LOW level	_	_	0.6	V	I_{OL} = 8 mA at 3 V V_{DDIO}
SID.GIO#5	R _{PULLUP}	Pull-up resistor	3.5	5.6	8.5	kΩ	_
SID.GIO#6	R _{PULLDOWN}	Pull-down resistor	3.5	5.6	8.5	kΩ	_
SID.GIO#16	I _{IL}	Input leakage current (absolute value)	_	-	2	nA	25 °C, V _{DDIO} = 3.0 V. Guaranteed by characterization
SID.GIO#17	C _{IN}	Input capacitance	_	-	7	pF	Guaranteed by characterization
SID.GIO#43	V _{HYSTTL}	Input hysteresis LVTTL	25	40	_	mV	V _{DDIO} ≥ 2.7 V. Guaranteed by characterization.
SID.GPIO#44	V _{HYSCMOS}	Input hysteresis CMOS	0.05 × V _{DDIO}	-	_	mV	Guaranteed by characterization
SID69	I _{DIODE}	Current through protection diode to V_{DDIO}/V_{SS}	_	-	100	μΑ	Guaranteed by characterization
SID.GIO#45	I _{TOT_GPIO}	Maximum total source or sink chip current	_	ı	200	mA	Guaranteed by characterization

Table 5. I/O AC Specifications

(Guaranteed by Characterization)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID70	T _{RISEF}	Rise time	2	-	12	ns	3.3-V V_{DDIO} , $C_{load} = 25 \text{ pF}$
SID71	T _{FALLF}	Fall time	2	-	12	ns	3.3-V V_{DDIO} , $C_{load} = 25 \text{ pF}$

2. V_{IH} must not exceed V_{DDIO} + 0.2 V.



XRES

Table 6. XRES DC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID.XRES#1	V _{IH}	Input voltage HIGH threshold	0.7 × V _{DDIO}	I	1	>	CMOS input
SID.XRES#2	V _{IL}	Input voltage LOW threshold	_	-	0.3 × V _{DDIO}	٧	CMOS input
SID.XRES#3	C _{IN}	Input capacitance	_	-	7	pF	Guaranteed by characterization
SID.XRES#4	V _{HYSXRES}	Input voltage hysteresis	_	ı	0.05 × V _{DDIO}	mV	Guaranteed by characterization

Digital Peripherals

The following specifications apply to the Timer/Counter/PWM peripherals in the Timer mode.

Pulse Width Modulation (PWM) for GPIO Pins

Table 7. PWM AC Specifications

(Guaranteed by Characterization)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID.TCPWM.3	T _{CPWMFREQ}	Operating frequency	_	Fc	_	MHz	Fc max = CLK_SYS. Maximum = 48 MHz.
SID.TCPWM.4	T _{PWMENEXT}	Input trigger pulse width	_	2/Fc	_	ns	For all Trigger Events
SID.TCPWM.5	T _{PWMEXT}	Output trigger pulse width	-	2/Fc	-	ns	Minimum possible width of Overflow, Underflow, and CC (Counter equals Compare value) outputs
SID.TCPWM.5A	T _{CRES}	Resolution of counter	_	1/Fc	_	ns	Minimum time between successive counts
SID.TCPWM.5B	PWM _{RES}	PWM resolution	_	1/Fc	_	ns	Minimum pulse width of PWM output
SID.TCPWM.5C	Q _{RES}	Quadrature inputs resolution	_	1/Fc	_	ns	Minimum pulse width between quadrature-phase inputs

²C

Table 8. Fixed I²C DC Specifications

(Guaranteed by Characterization)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID149	I _{I2C1}	Block current consumption at 100 kbps	_	_	60	μΑ	_
SID150	I _{I2C2}	Block current consumption at 400 kbps	_	_	185	μΑ	_
SID151	I _{I2C3}	Block current consumption at 1 Mbps	_	_	390	μΑ	_
SID152	I _{I2C4}	I ² C enabled in Deep Sleep mode	ı	_	1.4	μΑ	_

Table 9. Fixed I²C AC Specifications

(Guaranteed by Characterization)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID153	F _{I2C1}	Bit rate	-	-	1	Mbps	_

Document Number: 002-20919 Rev. ** Page 12 of 22



UART

Table 10. Fixed UART DC Specifications

(Guaranteed by Characterization)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID160	I _{UART1}	Block current consumption at 100 Kbps	_	ı	125	μΑ	Guaranteed by characterization
SID161	I _{UART2}	Block current consumption at 1000 Kbps	_	-	312	μA	Guaranteed by characterization

Table 11. Fixed UART AC Specifications

(Guaranteed by Characterization)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID162	F _{UART}	Bit rate	ı	ı	1	Mbps	Guaranteed by characterization

SPI

Table 12. Fixed SPI DC Specifications

(Guaranteed by Characterization)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID163	I _{SPI1}	Block current consumption at 1 Mbps	-	-	360	μΑ	Guaranteed by characterization
SID164	I _{SPI2}	Block current consumption at 4 Mbps	-	_	560	μΑ	Guaranteed by characterization
SID165	I _{SPI3}	Block current consumption at 8 Mbps	-	_	600	μΑ	Guaranteed by characterization

Table 13. Fixed SPI AC Specifications

(Guaranteed by Characterization)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID166	F _{SPI}	SPI Operating frequency (Master; 6X oversampling)	-	-	8	MHz	Guaranteed by characterization

Table 14. Fixed SPI Master Mode AC Specifications

(Guaranteed by Characterization)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID167	T _{DMO}	MOSI Valid after SClock driving edge	_	_	15	ns	Guaranteed by characterization
SID168	T _{DSI}	MISO Valid before SClock capturing edge	20	-	-	ns	Full clock, late MISO sampling. Guaranteed by characterization
SID169	T _{HMO}	Previous MOSI data hold time	0	_	_	ns	Referred to Slave capturing edge. Guaranteed by characterization

Document Number: 002-20919 Rev. ** Page 13 of 22

Datasheet



Table 15. Fixed SPI Slave Mode AC Specifications

(Guaranteed by Characterization)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID170	T _{DMI}	MOSI Valid before Sclock Capturing edge	40	_	_	ns	Guaranteed by characterization
SID171	T _{DSO}	MISO Valid after Sclock driving edge	_	_	42 + 3 * T _{CPU}	ns	TCPU = 1/FCPU. Guaranteed by characterization.
SID171A	T _{DSO_EXT}	MISO Valid after Sclock driving edge in Ext Clk mode	_	_	48	ns	Guaranteed by characterization
SID172	T _{HSO}	Previous MISO data hold time	0	-	_	ns	Guaranteed by characterization
SID172A	T _{SSELSCK}	SSEL Valid to first SCK Valid edge	100	-	_	ns	Guaranteed by characterization

Memory

Table 16. Flash AC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID.MEM#4	T _{ROWWRITE} ^[3]	Row (block) write time (erase and program)	-	-	20	ms	Row (block) = 128 bytes
SID.MEM#3	T _{ROWERASE} ^[3]	Row erase time	_	_	13	ms	_
SID.MEM#8	T _{ROWPROGRAM} ^[3]	Row program time after erase	_	_	7	ms	_
SID178	T _{BULKERASE} [3]	Bulk erase time (32 KB)	_	_	35	ms	_
SID180	T _{DEVPROG} ^[3]	Total device program time	_	_	7.5	seconds	Guaranteed by characterization
SID181	F _{END}	Flash endurance	100 K	-	-	cycles	Guaranteed by characterization
SID182	F _{RET1}	Flash retention. $T_A \le 55$ °C, 100 K P/E cycles	20	_	-	years	Guaranteed by characterization
SID182A	F _{RET2}	Flash retention. $T_A \le 85$ °C, 10 K P/E cycles	10	_	_	years	Guaranteed by characterization

Note

Document Number: 002-20919 Rev. ** Page 14 of 22

^{3.} It can take as much as 20 milliseconds to write to Flash. During this time the device should not be Reset, or Flash operations will be interrupted and cannot be relied on to have completed. Reset sources include the XRES pin, software resets, CPU lockup states and privilege violations, improper power supply levels, and watchdogs. Make certain that these are not inadvertently activated.



System Resources

Power-on-Reset (POR) with Brown Out

Table 17. Imprecise Power On Reset (PRES)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID185	V _{RISEIPOR}	Rising trip voltage	0.80	1	1.50	٧	Guaranteed by characterization
SID186	V _{FALLIPOR}	Falling trip voltage	0.75	ı	1.4	V	Guaranteed by characterization

Table 18. Precise Power On Reset (POR)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID190	VEALLEDOOD	BOD trip voltage in active and sleep modes	1.48	1	1.62	· · · · · · · · · · · · · · · · · · ·	Guaranteed by characterization
SID192	V _{FALLDPSLP}	BOD trip voltage in Deep Sleep	1.1	1	1.5	· · · · · · · · · · · · · · · · · · ·	Guaranteed by characterization

SWD Interface

Table 19. SWD Interface Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID.SWD#1	F_SWDCLK1	$3.3~V \le V_{DDIO} \le 5.5~V$	ı	-	14	MHz	SWDCLK ≤ 1/3 CPU clock frequency
SID.SWD#2	F_SWDCLK2	$1.8 \text{ V} \leq \text{V}_{DDIO} \leq 3.3 \text{ V}$	ı	-	7	MHz	SWDCLK ≤ 1/3 CPU clock frequency
SID.SWD#3	T_SWDI_SETUP	T = 1/f SWDCLK	0.25*T	-	ı	ns	Guaranteed by characterization
SID.SWD#4	T_SWDI_HOLD	T = 1/f SWDCLK	0.25*T	-	ı	ns	Guaranteed by characterization
SID.SWD#5	T_SWDO_VALID	T = 1/f SWDCLK	-	_	0.5 * T	ns	Guaranteed by characterization
SID.SWD#6	T_SWDO_HOLD	T = 1/f SWDCLK	1	1	-	ns	Guaranteed by characterization

Internal Main Oscillator

Table 20. IMO DC Specifications

(Guaranteed by Design)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID218	I _{IMO}	IMO operating current at 48 MHz	1	-	250	μΑ	_

Table 21. IMO AC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID.CLK#13	F _{IMOTOL}	Frequency variation at 24, 36, and 48 MHz (trimmed)	_	_	±2	%	-
SID226	T _{STARTIMO}	IMO startup time	_	_	7	μs	Guaranteed by characterization
SID229	T _{JITRMSIMO}	RMS jitter at 48 MHz	_	145	_	ps	Guaranteed by characterization
F _{IMO}	_	IMO frequency	24	_	48	MHz	-

Document Number: 002-20919 Rev. ** Page 15 of 22



PSoC® 4: CY8C4045XXX-DS400 Datasheet

Internal Low-Speed Oscillator

Table 22. ILO DC Specifications

(Guaranteed by Design)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID231	I _{ILO}	ILO operating current at 32 kHz	_	0.3	1.05	114	Guaranteed by Characterization
SID233	I _{ILOLEAK}	ILO leakage current	_	2	15	nA	Guaranteed by Design

Table 23. ILO AC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID234	T _{STARTILO}	ILO startup time	1	-	2	ms	Guaranteed by characterization
SID236	T _{ILODUTY}	ILO duty cycle	40	50	60	%	Guaranteed by characterization
SID.CLK#5	F _{ILO}	ILO Frequency	20	40	80	kHz	_

Document Number: 002-20919 Rev. ** Page 16 of 22



Ordering Information

The CY8C4045XXX-DS400 part numbers and features are listed in the following table.

			Feat	ures			
NAM	Max CPU Speed (MHz)	Flash (KB)	SRAM (KB)	TCPWM Blocks	SCB Blocks	GPIO	Packages
CY8C4045FNI-DS400	48	32	4	6	2	9	20-pin WLCSP

Packaging

Table 24. Package Characteristics

Parameter	Description	Conditions	Min	Тур	Max	Units
т	Operating ambient temperature	Industrial	-40	25	85	°C
I'A	Operating ambient temperature	Extended Industrial	-4 0		105	°C
т	Operating junction temperature	Industrial	-40		100	°C
'J	Operating junction temperature	Extended Industrial	-4 0	_	125	°C
T_{JA}	Package θ_{JA} (20-ball WLCSP)	_	-	66	_	°C/W
T_{JC}	Package θ_{JC} (20-ball WLCSP)	-	_	0.7	_	°C/W

Table 25. Solder Reflow Peak Temperature

Package	Maximum Peak Temperature	Maximum Time within 5 °C of Peak Temperature
20-ball WLCSP 260 °C		30 seconds


Table 26. Package Moisture Sensitivity Level (MSL), IPC/JEDEC J-STD-2

Package	MSL
20-ball WLCSP	MSL 1

Document Number: 002-20919 Rev. ** Page 17 of 22



Figure 8. 20-ball WLCSP (1.63 \times 2.03 \times 0.55 mm) FN20B Package Outline, 001-95010



SYMBOL	DIMENSIONS					
STIMBUL	MIN.	NOM.	MAX.			
А	_	_	0.55			
A1	0.18	0.21	0.24			
D	1.605	1.63	1.655			
Е	2.005	2.03	2.055			
D1	1.2 BSC					
E1	1.6 BSC					
n	20					
Øb	0.23	0.26	0.29			

NOTES

- 1. ALL DIMENSIONS ARE IN MILLIMETERS.
- 2. REFERENCE JEDEC PUBLICATION 95, DESIGN GUIDE 4.18

001-95010 *B



Acronyms

Table 27. Acronyms Used in this Document

Acronym	Description			
ADC	analog-to-digital converter			
API	application programming interface			
ARM [®]	advanced RISC machine, a CPU architecture			
CC	configuration channel			
CCG2	Cable Controller Generation 2			
CPU	central processing unit			
CRC	CRC cyclic redundancy check, an error-checking protocol			
CS	current sense			
DFP	downstream facing port			
DFT	design for testability			
DIO	digital input/output, GPIO with only digital capabi ities, no analog. See GPIO.			
DRP	dual role port			
EEPROM	EPROM electrically erasable programmable read-only memory			
a USB cable that includes an IC that reports cable characteristics (e.g., current rating) to the Type-Coports				
EMI	electromagnetic interference			
ESD	electrostatic discharge			
FPB	flash patch and breakpoint			
FS	full-speed			
GPIO	general-purpose input/output			
IC	integrated circuit			
IDE	integrated development environment			
I ² C, or IIC	Inter-Integrated Circuit, a communications protocol			
ILO	internal low-speed oscillator, see also IMO			
IMO	internal main oscillator, see also ILO			
I/O	input/output, see also GPIO			
LVD	low-voltage detect			
LVTTL	low-voltage transistor-transistor logic			
MCU	microcontroller unit			
NC	no connect			
NMI	nonmaskable interrupt			

Table 27. Acronyms Used in this Document (continued)

Acronym	Description			
NVIC	nested vectored interrupt controller			
opamp	operational amplifier			
OCP	overcurrent protection			
OVP	overvoltage protection			
PCB	printed circuit board			
PD	oower delivery			
PGA	orogrammable gain amplifier			
PHY	physical layer			
POR	power-on reset			
PRES	precise power-on reset			
PSoC [®]	Programmable System-on-Chip™			
PWM	pulse-width modulator			
RAM	random-access memory			
RISC	reduced-instruction-set computing			
RMS	root-mean-square			
RTC	real-time clock			
RX	receive			
SAR	successive approximation register			
SCL	I ² C serial clock			
SDA	I ² C serial data			
S/H	sample and hold			
SPI	Serial Peripheral Interface, a communications protocol			
SRAM	static random access memory			
SWD	serial wire debug, a test protocol			
TX	transmit			
Type-C	a new standard with a slimmer USB connector and a reversible cable, capable of sourcing up to 100 W of power			
UART	Universal Asynchronous Transmitter Receiver, a communications protocol			
USB	Universal Serial Bus			
USBIO	USB input/output, CCG2 pins used to connect to a USB port			
XRES	external reset I/O pin			

Document Number: 002-20919 Rev. ** Page 19 of 22



Document Conventions

Units of Measure

Table 28. Units of Measure

	IIIIS OI Weasure			
Symbol	Unit of Measure			
°C	degrees Celsius			
Hz	hertz			
KB	1024 bytes			
kHz	kilohertz			
kΩ	kilo ohm			
Mbps	megabits per second			
MHz	megahertz			
ΜΩ	mega-ohm			
Msps	megasamples per second			
μA	microampere			
μF	microfarad			
μs	microsecond			
μV	microvolt			
μW	microwatt			
mA	milliampere			
ms	millisecond			
mV	millivolt			
nA	nanoampere			
ns	nanosecond			
Ω	ohm			
pF	picofarad			
ppm	parts per million			
ps	picosecond			
s	second			
sps	samples per second			
V	volt			

Document Number: 002-20919 Rev. **



Document History Page

-	Description Title: PSoC [®] 4: CY8C4045XXX-DS400 Datasheet Programmable System-on-Chip (PSoC) Document Number: 002-20919					
Revision	ECN	Orig. of Change	Submission Date	Description of Change		
**	5865280	WKA	12/18/2017	New datasheet.		

Document Number: 002-20919 Rev. **



PSoC® 4: CY8C4045XXX-DS400 Datasheet

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

ARM® Cortex® Microcontrollers

Automotive

Clocks & Buffers

Interface

Internet of Things

Memory

Cypress.com/automotive

cypress.com/clocks

cypress.com/interface

cypress.com/iot

cypress.com/memory

Microcontrollers cypress.com/mcu
PSoC cypress.com/psoc

Power Management ICs cypress.com/pmic
Touch Sensing cypress.com/touch
USB Controllers cypress.com/usb
Wireless Connectivity cypress.com/wireless

PSoC[®]Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6

Cypress Developer Community

Forums | WICED IOT Forums | Projects | Video | Blogs | Training | Components

Technical Support

cypress.com/support

© Cypress Semiconductor Corporation 2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the aliure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 002-20919 Rev. ** Revised December 18, 2017 Page 22 of 22