

# V62C3162048L(L)

Ultra Low Power 128K x 16 CMOS SRAM

#### Features

- Low-power consumption - Active: 65mA I<sub>CC</sub> at 35ns
  - Stand-by: 10 μA (CMOS input/output) 2 μA (CMOS input/output, L version)
- 35/45/55/70/85/100 ns access time
- Equal access and cycle time
- Single +2.7V to3.3V Power Supply
- Tri-state output
- Automatic power-down when deselected
- Multiple center power and ground pins for improved noise immunity
- Individual byte controls for both Read and Write cycles
- Available in 44 pin TSOP II / 48-fpBGA

Logic Block Diagram

#### **Functional Description**

The V62C3162048L is a Low Power CMOS Static RAM organized as 131,072 words by 16 bits. Easy memory expansion is provided by an active LOW  $(\overline{CE})$  and  $(\overline{OE})$  pin.

This device has an automatic power-down mode feature when deselected. Separate Byte Enable controls (BLE and BHE) allow individual bytes to be accessed. BLE controls the lower bits I/O1 - I/O8. BHE controls the upper bits I/O9 - I/O16.

Writing to these devices is performed by taking Chip Enable ( $\overline{CE}$ ) with Write Enable (WE) and Byte Enable (BLE/BHE) LOW.

Reading from the device is performed by taking Chip Enable ( $\overline{CE}$ ) with Output Enable ( $\overline{OE}$ ) and Byte Enable ( $\overline{BLE/BHE}$ ) LOW while Write Enable ( $\overline{WE}$ ) is held HIGH.

#### TSOPII / 48-fpBGA

		Pre-Charge Circuit	1
A0			-
A1 B   A2 15   A3 5   A4 15   A5 15   A6 15   A7 15   A8 15   A9 15	Row Select	Memory Array 1024 X 2048	← Vcc ← Vss
uot uoo	Data		- 1
V01-V08	Cont	I/O Circuit	F.
N09-N016	Cont Cont	Column Select	]

A4 A3 A2 A1 N00 CE I/01 I/02 I/03 I/04 Vcc Vss I/05 I/06 I/07 I/08 WE A16 A15 A14 A13	1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21	 	44 43 42 41 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24		A5 A6 A7 OE BHE I/O16 I/O15 I/O14 I/O13 Vss Vcc I/O11 I/O10 I/O9 NC A8 A9 A10 A11
	-			Ē	

1




#### MOSEL VITELIC V62C3162048L(L)B

1	2	3	4	5	6		1	2	3	4	5	6
						A	BLE	OE	AO	A1	A2	NC
	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	в	I/O9	BHE	A3	A4	CE	I/O1
	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	с	I/O10	I/O11	A5	A6	I/O2	I/O3
$\bigcirc$	$\bigcirc$		$\bigcirc$	$\bigcirc$	$\bigcirc$	D	VSS	I/O12	NC	A7	I/O4	vcc
$\bigcirc$	$\bigcirc$		$\bigcirc$	$\bigcirc$	$\bigcirc$	E	VCC	I/O13	NC	A16	I/O5	vss
$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	F	I/O15	I/O14	A14	A15	I/O6	I/07
$\bigcirc$		$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	G	I/O16	NC	A12	A13	WE	I/O8
	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$		н	NC	A8	A9	A10	A11	NC
							Note: NO	c means	no Ball.			

Top View

Top View

### 48 Ball - 9x12 fpBGA (Ultra Low Power)



#### PACKAGE OUTLINE DWG.

SYMBOL	UNIT:MM					
А	1.05+0.15					
A1	0.25 <u>+</u> 0.05					
b	0.35 <u>+</u> .05					
с	0.30(TYP)					
D	12.00 <u>+</u> 0.10					
D1	5.25					
E	9.00 <u>+</u> 0.10					
E1	3.75					
е	0.75TYP					
aaa	0.10					

2



#### **Absolute Maximum Ratings \***

Parameter	Symbol	Minimum	Maximum	Unit
Voltage on Any Pin Relative to Gnd	Vt	-0.5	+4.6	V
Power Dissipation	PT	_	1.0	W
Storage Temperature (Plastic)	Tstg	-55	+150	<sup>0</sup> C
Temperature Under Bias	Tbias	-40	+85	0 <sup>0</sup>

\* Note: Stresses greater than those listed above Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and function operation of the device at these or any other conditions outside those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### Truth Table

CE	OE	WE	BLE	BHE	I/O1-I/O8	I/O9-I/O16	Power	Mode
Н	Х	Х	Х	Х	High-Z	High-Z	Standby	Standby
L	L	Н	L	Н	Data Out	High-Z	Active	Low Byte Read
L	L	Н	Н	L	High-Z	Data Out	Active	High Byte Read
L	L	Н	L	L	Data Out	Data Out	Active	Word Read
L	Х	L	L	L	Data In	Data In	Active	Word Write
L	Х	L	L	Н	Data In	High-Z	Active	Low Byte Write
L	Х	L	Н	L	High-Z	Data In	Active	High Byte Write
L	Н	Н	Х	Х	High-Z	High-Z	Active	Output Disable
L	Х	Х	Н	Н	High-Z	High-Z	Active	Output Disable

\* **Key:** X = Don't Care, L = Low, H = High

### **Recommended Operating Conditions** ( $T_A = 0^0 C$ to $+70^0 C / -40^0 C$ to $85^0 C^{**}$ )

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	V <sub>CC</sub>	2.7	3.0	3.3	V
	Gnd	0.0	0.0	0.0	V
	V <sub>IH</sub>	2.2	-	V <sub>CC</sub> + 0.2	V
Input Voltage	V <sub>IL</sub>	-0.5*	-	0.8	V

\*  $V_{IL}$  min = -2.0V for pulse width less than  $t_{RC}/2$ .

\*\* For Industrial Temperature



# **DC Operating Characteristics** ( $V_{cc} = 2.7$ to 3.3V, Gnd = 0V, $T_A = 0^0$ C to $+70^0$ C / $-40^0$ C to $85^0$ C)

Parameter	Sym	Test Conditions	-:	55	-'	70	-8	85	-	100	Unit
	Sym	Test Conditions	Min	Max	Min	Max	Min	Max	Min	Max	Omt
Input Leakage Current	lı <sub>lı</sub> l	$V_{cc} = Max$ , $V_{in} = Gnd to V_{cc}$	-	1	-	1	-	1	-	1	μA
Output Leakage Current	lı <sub>lo</sub> l	$\overline{CE} = V_{IH} \text{ or } V_{CC} = Max,$ $V_{OUT} = Gnd \text{ to } V_{CC}$	-	1	-	1	-	1	-	1	μA
Operating Power Supply Current	I <sub>CC</sub>	$\overline{CE} = V_{IL}$ , $V_{IN} = V_{IH}$ or $V_{IL}$ , $I_{OUT} = 0$	-	5	-	5	-	5	-	5	mA
Average Operating Current	I <sub>CC1</sub>	I <sub>OUT</sub> = 0mA, Min Cycle, 100% Duty	-	50	-	45	-	40	-	40	mA
	I <sub>CC2</sub>	$\label{eq:cell} \begin{split} \overline{CE} &\leq 0.2V\\ I_{OUT} = 0mA,\\ Cycle Time=1 \mu s, Duty=100\% \end{split}$	-	3	-	3	-	3	-	3	mA
Standby Power Supply Current (TTL Level)	I <sub>SB</sub>	<del>CE</del> = V <sub>IH</sub>	-	0.5	-	0.5	-	0.5	-	0.5	mA
Standby Power Supply Current (CMOS Level)	I <sub>SB1</sub>	$\label{eq:cell} \begin{split} \overline{CE} &\geq V_{cc} - 0.2V \\ V_{IN} &\leq 0.2V \text{ or} \\ V_{IN} &\geq V_{cc} - 0.2V \end{split}$	-	10 <b>2</b>	-	10 <b>2</b>	-	10 <b>2</b>	-	10 <b>2</b>	μΑ μΑ
Output Low Voltage	V <sub>OL</sub>	I <sub>OL</sub> = 2 mA	-	0.4	-	0.4	-	0.4	-	0.4	v
Output High Voltage	V <sub>OH</sub>	I <sub>OH</sub> = -2 mA	2.4	-	2.4	-	2.4	-	2.4	-	V

## **Capacitance** (f = 1MHz, $T_A = 25^{\circ}C$ )

Parameter*	Symbol	Test Condition	Max	Unit
Input Capacitance	C <sub>in</sub>	V <sub>in</sub> = 0V	7	pF
I/O Capacitance	C <sub>I/O</sub>	$V_{in} = V_{out} = 0V$	8	pF

\* This parameter is guaranteed by device characterization and is not production tested.

AC Test Conditions	
Input Pulse Level	0.6V to 2.2V
Input Rise and Fall Time	5ns
Input and Output Timing	
Reference Level	1.4V
Output Load Condition 55ns/70ns/85ns	$C_L = 30 pf + 1TTL Load$
Load for 100ns	$C_L = 100 pf + 1TTL Load$




Figure A.

\* Including Scope and Jig Capacitance



# **DC Operating Characteristics** ( $V_{cc} = 2.7$ to 3.3V, Gnd = 0V, $T_A = 0^0$ C to $+70^0$ C / $-40^0$ C to $85^0$ C)

Parameter	Sym	Test Conditions	-3	85	-4	5	Unit
	Sym		Min	Max	Min	Max	om
Input Leakage Current	lı <sub>lı</sub> l	V <sub>cc</sub> = Max, V <sub>in</sub> = Gnd to V <sub>cc</sub>	-	1	-	1	μΑ
Output Leakage Current	li <sub>lo</sub> l	$\overline{CE} = V_{IH} \text{ or } V_{CC} = Max,$ $V_{OUT} = Gnd \text{ to } V_{CC}$	-	1	-	1	μΑ
Operating Power Supply Current	I <sub>CC</sub>	$\overline{CE} = V_{IL}$ , $V_{IN} = V_{IH}$ or $V_{IL}$ , $I_{OUT} = 0$	-	5	-	5	mA
Average Operating Current	I <sub>CC1</sub>	I <sub>OUT</sub> = 0mA, Min Cycle, 100% Duty	-	65	-	60	mA
	I <sub>CC2</sub>	$\label{eq:cell} \begin{array}{l} \overline{CE} \leq 0.2V \\ I_{OUT} = 0mA, \\ Cycle \ Time=1 \mu s, \ Duty=100\% \end{array}$	-	3	-	3	mA
Standby Power Supply Current (TTL Level)	I <sub>SB</sub>	<del>CE</del> = V <sub>IH</sub>	-	0.5	-	0.5	mA
Standby Power Supply Current (CMOS Level)	I <sub>SB1</sub>	$\overline{CE} \ge V_{cc} - 0.2V$ $V_{IN} \le 0.2V \text{ or}$	-	10	-	10	μA
		$V_{\rm IN} \ge V_{\rm cc}$ 0.2V L	-	2	-	2	μΑ
Output Low Voltage	V <sub>OL</sub>	I <sub>OL</sub> = 2 mA	-	0.4	-	0.4	V
Output High Voltage	V <sub>OH</sub>	I <sub>OH</sub> = -2 mA	2.4	-	2.4	-	V



Parameter	Sym	-:	55	-7	70	-8	35	-100		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
Read Cycle Time	t <sub>RC</sub>	55	-	70	-	85	-	100	-	ns	
Address Access Time	t <sub>AA</sub>	-	55	-	70	-	85	-	100	ns	
Chip Enable Access Time	t <sub>ACE</sub>	-	55	-	70	-	85	-	100	ns	
Output Enable Access Time	t <sub>OE</sub>	-	35	-	40	-	40	-	50	ns	
Output Hold from Address Change	t <sub>OH</sub>	10	-	10	-	10	-	10	-	ns	
Chip Enable to Output in Low-Z	t <sub>LZ</sub>	10	-	10	-	10	-	10	-	ns	4,5
Chip Disable to Output in High-Z	t <sub>HZ</sub>	-	25	-	30	-	35	-	40	ns	3,4,5
Output Enable to Output in Low-Z	t <sub>OLZ</sub>	5	-	5	-	5	-	5	-	ns	
Output Disable to Output in High-Z	t <sub>OHZ</sub>	-	25	-	25	-	30	-	35	ns	
BLE, BHE Enable to Output in Low-Z	t <sub>BLZ</sub>	5	-	5	-	5	-	5	-	ns	4,5
BLE, BHE Disable to Output in High-Z	t <sub>BHZ</sub>	-	25	-	25	-	30	-	35	ns	3,4,5
BLE, BHE Access Time	t <sub>BA</sub>	-	35	-	40	-	40	-	50	ns	

# **Read Cycle** <sup>(9)</sup> ( $V_{cc} = 2.7$ to 3.3V, Gnd = 0V, $T_A = 0^0$ C to $+70^0$ C / $-40^0$ C to $+85^0$ C)

Write Cycle <sup>(11)</sup> ( $V_{cc} = 2.7$  to 3.3V, Gnd = 0V,  $T_A = 0^0 C$  to  $+70^0 C / -40^0 C$  to  $+85^0 C$ )

Parameter	Symbol	-:	55	-7	70	-8	85	-1	100	Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
Write Cycle Time	t <sub>WC</sub>	55	-	70	-	85	-	100	-	ns	
Chip Enable to Write End	t <sub>CW</sub>	50	-	60	-	70	-	80	-	ns	
Address Setup to Write End	t <sub>AW</sub>	50	-	60	-	70	-	80	-	ns	
Address Setup Time	t <sub>AS</sub>	0	-	0	-	0	-	0	-	ns	
Write Pulse Width	t <sub>WP</sub>	45	-	50	-	60	-	70	-	ns	
Write Recovery Time	<b>t</b> <sub>WR</sub>	0	-	0	-	0	-	0	-	ns	
Data Valid to Write End	t <sub>DW</sub>	25	-	30	-	35	-	40	-	ns	
Data Hold Time	t <sub>DH</sub>	0	-	0	-	0	-	0	-	ns	
Write Enable to Output in High-Z	t <sub>WHZ</sub>	-	25	-	30	-	35	-	40	ns	
Output Active from Write End	t <sub>OW</sub>	5	-	5	-	5	-	5	-	ns	
BLE, BHE Setup to Write End	t <sub>BW</sub>	50	-	60	-	70	-	80	-	ns	



Parameter	Sym	-35		-45		Unit	Note
		Min	Max	Min	Max		
Read Cycle Time	t <sub>RC</sub>	35	-	45	-	ns	
Address Access Time	t <sub>AA</sub>	-	35	-	45	ns	
Chip Enable Access Time	t <sub>ACE</sub>	-	35	-	45	ns	
Output Enable Access Time	t <sub>OE</sub>	-	20	-	25	ns	
Output Hold from Address Change	t <sub>OH</sub>	5	-	5	-	ns	
Chip Enable to Output in Low-Z	t <sub>LZ</sub>	5	-	5	-	ns	4,5
Chip Disable to Output in High-Z	t <sub>HZ</sub>	-	15	-	20	ns	3,4,5
Output Enable to Output in Low-Z	t <sub>OLZ</sub>	5	-	5	-	ns	
Output Disable to Output in High-Z	t <sub>OHZ</sub>	-	15	-	20	ns	
BLE, BHE Enable to Output in Low-Z	t <sub>BLZ</sub>	5	-	5	-	ns	4,5
BLE, BHE Disable to Output in High-Z	t <sub>BHZ</sub>	-	15	-	20	ns	3,4,5
BLE, BHE Access Time	t <sub>BA</sub>	-	20	-	25	ns	


**Read Cycle** <sup>(9)</sup> ( $V_{cc} = 2.7$  to 3.3V, Gnd = 0V,  $T_A = 0^0 C$  to  $+70^0 C / -40^0 C$  to  $+85^0 C$ )

Write Cycle <sup>(11)</sup> ( $V_{cc} = 2.7$  to 3.3V, Gnd = 0V,  $T_A = 0^0$ C to  $+70^0$ C /  $-40^0$ C to  $+85^0$ C)


Parameter	Sym	-35		-45		Unit	Note
		Min	Max	Min	Max		
Write Cycle Time	t <sub>WC</sub>	35	-	45	-	ns	
Chip Enable to Write End	$\mathbf{t}_{\mathrm{CW}}$	30	-	35	-	ns	
Address Setup to Write End	t <sub>AW</sub>	30	-	35	-	ns	
Address Setup Time	t <sub>AS</sub>	0	-	0	-	ns	
Write Pulse Width	t <sub>WP</sub>	30	-	35	-	ns	
Write Recovery Time	t <sub>WR</sub>	0	-	0	-	ns	
Data Valid to Write End	t <sub>DW</sub>	20	-	25	-	ns	
Data Hold Time	t <sub>DH</sub>	0	-	0	-	ns	
Write Enable to Output in High-Z	t <sub>WHZ</sub>	-	25	-	25	ns	
Output Active from Write End	t <sub>OW</sub>	5	-	5	-	ns	
BLE, BHE Setup to Write End	t <sub>BW</sub>	30	-	35	-	ns	



### Timing Waveform of Read Cycle 1 (Address Controlled)




#### **Timing Waveform of Read Cycle 2**



#### Notes (Read Cycle)


- 1. WE are high for read cycle.
- 2. All read cycle timing is referenced from the last valid address to the first transition address.
- 3.  $t_{HZ}$  and  $t_{OHZ}$  are defined as the time at which the outputs achieve the open circuit condition referenced to  $V_{OH}$  or  $V_{OL}$  levels.
- 4. At any given temperature and voltage condition  $t_{HZ}$  (max.) is less than  $t_{LZ}$  (min.) both for a given device and from device to device.
- 5. Transition is measured  $\pm$  200mV from steady state voltage with load. This parameter is sampled and not 100% tested.
- 6. Device is continuously selected with  $\overline{CE} = V_{IL}$ .
- 7. Address valid prior to coincident with  $\overline{\text{CE}}$  transition Low.
- 8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
- 9. For test conditions, see AC Test Condition, Figure A.





### Timing Waveform of Write Cycle 1(Address Controlled)

Timing Waveform of Write Cycle 3(BLE/BHE Controlled)





### Notes (Write Cycle)


- 1. All write timing is referenced from the last valid address to the first transition address.
- 2. A write occurs during the overlap of a low  $\overline{CE}$  and  $\overline{WE}$ . A write begins at the latest transition among  $\overline{CE}$  and  $\overline{WE}$  going low: A write ends at the earliest transition among  $\overline{CE}$  going high and  $\overline{WE}$  going high.  $t_{WP}$  is measured from the beginning of write to the end of write.
- 3.  $t_{cw}$  is measured from the later of  $\overline{CE}$  going low to end of write.
- 4.  $t_{AS}$  is measured from the address valid to the beginning of write.
- 5.  $t_{wR}$  is measured from the end of write to the address change.
- 6. If  $\overline{OE}$ ,  $\overline{CE}$  and  $\overline{WE}$  are in the Read Mode during this period, the I/O pins are in the output Low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
- 7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
- 8. If CE goes low simultaneously with WE going low or after WE going low, the outputs remain high impedance state.
- 9. Dout is the read data of the new address.
- 10. When  $\overline{CE}$  is low: I/O pins are in the outputs state. The input signals in the opposite phase leading to the output should not be applied.
- 11. For test conditions, see AC Test Condition, Figure A.



#### Data Retention Characteristics (L Version Only)<sup>(1)</sup>

Parameter	Symbol	Test Condition	Min	Max	Unit
V <sub>CC</sub> for Data Retention	V <sub>DR</sub>	$\overline{\text{CE}} \ge \text{V}_{\text{CC}} - 0.2\text{V}$	2.0	-	V
Data Retention Current	<b>I</b> <sub>CCDR</sub>		-	1	μA
Chip Deselect to Data Retention Time	<b>t</b> <sub>CDR</sub>	$V_{IN} \geq V_{CC}$ - 0.2V or	0	-	ns
Operation Recovery Time <sup>(2)</sup>	<b>t</b> <sub>R</sub>	$V_{IN} \leq 0.2V$	t <sub>RC</sub>	-	ns

### **Data Retention Waveform** (L Version Only) ( $T_A = 0^0 C$ to $+70^0 C / -40^0 C$ to $+85^0 C$ )



### Notes (Write Cycle)

- 1. L-version includes this feature.
- 2. This Parameter is samples and not 100% tested.
- 3. For test conditions, see AC Test Condition, Figure A.
- 4. This parameter is tested with CL = 5pF as shown in Figure B. Transition is measured  $\pm 500mV$  from steady-state voltage.
- 5. This parameter is guaranteed, but is not tested.
- 6.  $\overline{\text{WE}}$  is High for read cycle.
- 7.  $\overline{\text{CE}}$  and  $\overline{\text{OE}}$  are LOW for read cycle.
- 8. Address valid prior to or coincident with  $\overline{CE}$  transition LOW.
- 9. All read cycle timings are referenced from the last valid address to the first transiton address.
- 10.  $\overline{\text{CE}}$  or  $\overline{\text{WE}}$  must be HIGH during address transition.
- 11. All write cycle timings are referenced from the last valid address to the first transition address.



### **Ordering Information**

<b>Device Type*</b>	Speed	Package
V62C3162048L-35T	35 ns	44-pin TSOP Type 2
V62C3162048L-45T	45 ns	
V62C3162048L-55T	55 ns	
V62C3162048L-70T	70 ns	
V62C3162048L-85T	85 ns	
V62C3162048L-100T	100 ns	
V62C3162048LL-35T	35 ns	
V62C3162048LL-45T	45 ns	
V62C3162048LL-55T	55 ns	
V62C3162048LL-70T	70 ns	
V62C3162048LL-85T	85 ns	
V62C3162048LL-100T	100 ns	
V62C3162048L(L)-35B	35 ns	48-fpBGA
V62C3162048L(L)-45B	45 ns	
V62C3162048L(L)-55B	55 ns	
V62C3162048L(L)-70B	70 ns	
V62C3162048L(L)-85B	85 ns	
V62C3162048L(L)-100B	100 ns	

\* For Industrial temperature tested devices, an "I" designator will be added to the end of the device number.

#### **MOSEL VITELIC** WORLDWIDE OFFICES

#### U.S.A.

3910 NORTH FIRST STREET SAN JOSE, CA 95134 PHONE: 408-433-6000 FAX: 408-433-0952 TAIWAN 7F, NO. 102 MIN-CHUAN E. ROAD, SEC. 3 TAIPEI PHONE: 886-2-2545-1213 FAX: 886-2-2545-1209

NO 19 LI HSIN ROAD SCIENCE BASED IND. PARK HSIN CHU, TAIWAN, R.O.C. PHONE: 886-3-579-5888 FAX: 886-3-566-5888

#### SINGAPORE

10 ANSON ROAD #23-13 INTERNATIONAL PLAZA SINGAPORE 079903 PHONE: 65-3231801 FAX: 65-3237013

JAPAN ONZE 1852 BUILDING 6F

2-14-6 SHINTOMI, CHUO-KU TOKYO 104-0041 PHONE: 03-3537-1400 FAX: 03-3537-1402

## V62C3162048L(L)

#### **UK & IRELAND**

SUITE 50, GROVEWOOD BUSINESS CENTRE STRATHCLYDE BUSINESS PARK BELLSHILL, LANARKSHIRE, SCOTLAND, ML4 3NQ PHONE: 44-1698-748515 FAX: 44-1698-748516

#### GERMANY (CONTINENTAL EUROPE & ISRAEL) BENZSTRASSE 32 71083 HERRENBERG GERMANY

PHONE: +49 7032 2796-0 FAX: +49 7032 2796 22

#### U.S. SALES OFFICES

#### NORTHWESTERN

3910 NORTH FIRST STREET SAN JOSE, CA 95134 PHONE: 408-433-6000 FAX: 408-433-0952

#### SOUTHWESTERN

302 N. EL CAMINO REAL #200 SAN CLEMENTE, CA 92672 PHONE: 949-361-7873 FAX: 949-361-7807 CENTRAL, NORTHEASTERN & SOUTHEASTERN 604 FIELDWOOD CIRCLE RICHARDSON, TX 75081 PHONE: 214-826-6176 FAX: 214-828-9754

© Copyright 2001, MOSEL VITELIC Inc.

5/01 Printed in U.S.A.

The information in this document is subject to change without notice.

MOSEL VITELIC makes no commitment to update or keep current the information contained in this document. No part of this document may be copied or reproduced in any form or by any means without the prior written consent of MOSEL-VITELIC. MOSEL VITELIC subjects its products to normal quality control sampling techniques which are intended to provide an assurance of high quality products suitable for usual commercial applications. MOSEL VITELIC does not do testing appropriate to provide 100% product quality assurance and does not assume any liability for consequential or incidental arising from any use of its products. If such products are to be used in applications in which personal injury might occur from failure, purchaser must do its own quality assurance testing appropriate to such applications.