TPS629210
SLVSGE0A – AUGUST 2021 – REVISED SEPTEMBER 2021

TPS629210 3-V to 17-V, 1-A Low I_Q Buck Converter in SOT583 Package

1 Features

- High-efficiency DCS-Control™ topology
- Low quiescent current: 4 µA typical
- Dynamically selectable forced PWM or auto power save mode operations
- 2.5-MHz or 1.0-MHz selectable switching frequencies
- Output current up to 1 A
- R_{DSON}: 300-mΩ high-side, 100-mΩ low-side
- Output voltage accuracy of ± 1% over temperature
- Configurable output voltage options:
  - V_{FB} external divider: 0.6 V to 5.5 V
  - VSET internal divider:
    - 18 options between 0.4 V and 5.5 V
- No external bootstrap capacitor required
- Output overcurrent and overtemperature protection
- 100% duty cycle mode
- Precise enable input
- Power-good output
- Selectable active output discharge
- Pin-to-pin compatible with TPS629206 and TPS629203 devices
- 0.5-mm pitch 8-pin SOT583 package

2 Applications

- Appliances
- Building automation
- Digital still camera
- Electronic point of sale (ePOS)
- Grid infrastructure
- Modems
- PC and notebooks
- Personal electronics


3 Description

The TPS6292xx family of devices are highly efficient, small, and highly flexible synchronous step-down DC-DC converters that are easy to use. A wide 3-V to 17-V input voltage range supports a wide variety of systems powered from either 12-V, 5-V, or 3.3-V supply rails, or single-cell or multi-cell Li-Ion batteries. The TPS629210 can be configured to run at either 2.5-MHz or 1-MHz in a Forced PWM mode or a variable frequency mode. In Auto PFM mode, the device automatically transitions to Power Save mode at light loads to maintain high efficiency. The low 4-µA typical quiescent current also provides high efficiency down to the smallest loads. TI's AEE mode holds a high conversion efficiency through the whole operation range without the need of using different inductors by automatically adjusting the switching frequency based on input and output voltages. In addition to selecting the switching frequency behavior, the MODE/Smart-CONFIG input pin can also be used to select between different combinations of external/internal feedback dividers and enabling/disabling the output voltage discharge capability. In the internal feedback configuration, a resistor between the FB/VSET pin and GND can be used to select between 18 different output voltage options (see Table 8-2).


Device Information

PART NUMBER	PACKAGE(1)	BODY SIZE (NOM)
TPS629210	SOT583 (8)	1.60 mm x 2.10 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.



Simplified Schematic



Efficiency vs Output Current (12 V to 3.3 V at 2.5 MHz)

ADVANCE INFORMATION

An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. ADVANCE INFORMATION for preproduction products; subject to change without notice.

ADVANCE INFORMATION

Table of Contents

1 Features....1
2 Applications....1
3 Description....1
4 Revision History....2
5 Device Comparison Table....3
6 Pin Configuration and Functions....4
7 Specifications....5
7.1 Absolute Maximum Ratings....5
7.2 ESD Ratings....5
7.3 Recommended Operating Conditions....5
7.4 Thermal Information....6
7.5 Electrical Characteristics....6
8 Detailed Description....8
8.1 Overview....8
8.2 Functional Block Diagram....8
8.3 Feature Description....9
8.4 Device Functional Modes....13
9 Application and Implementation....16
9.1 Application Information....16
9.2 Typical Application....19
10 Power Supply Recommendations....20
11 Layout....21
11.1 Layout Guidelines....21
11.2 Layout Example....21
11.3 Thermal Considerations....22
12 Device and Documentation Support....23
12.1 Device Support....23
12.2 Receiving Notification of Documentation Updates....23
12.3 Support Resources....23
12.4 Trademarks....23
12.5 Electrostatic Discharge Caution....23
12.6 Glossary....23
13 Mechanical, Packaging, and Orderable Information....23

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision * (August 2021) to Revision A (September 2021)	Page
• Switched pin 6 and 7 in Table 6-1	4

Copyright © 2021 Texas Instruments Incorporated

5 Device Comparison Table

DEVICE NUMBER	OUTPUT CURRENT	INPUT VOLTAGE	PWM MODE	V_O ADJUST	MARKING
TPS629203	0 A – 0.3 A	3 V – 17 V	Selectable Auto PWM/PFM or Forced PWM	Externaly programmable or 18 internal options	T210
TPS629206	0 A – 0.6 A				T206
TPS629210	0 A – 1 A				T203

ADVANCE INFORMATION

Copyright © 2021 Texas Instruments Incorporated

ADVANCE INFORMATION

6 Pin Configuration and Functions




Figure 6-1. TPS629210 Pinout

Table 6-1. Pin Functions

PIN		I/O	DESCRIPTION
NAME	NO.		
FB/VSET	1	I	Depending on device configuration (see Section 8.3.1) • FB: Voltage feedback input. Connect a resistive output voltage divider to this pin. • VSET: Output voltage setting pin. Connect a resistor to GND to choose the output voltage according to Table 8-2.
PG	2	O	Open-drain power-good output
VOS	3	I	Output voltage sense pin. Connect directly to the positive pin of the output capacitor.
SW	4		Switch pin of the converter. Connected to the internal power switches
GND	5		Ground pin
VIN	6	I	Power supply input. Make sure the input capacitor is connected as close as possible between the VIN pin and GND.
EN	7	I	Enable/Disable pin including a threshold comparator. Connect to logic low to disable the device. Pull high to enable the device. Do not leave this pin unconnected.
MODE/S-CONF	8	I	Device Mode selection (Auto PFM/PWM or Forced PWM operation) and Smart-CONFIG pin. Connect a resistor to configure the device according to Table 8-1.

Copyright © 2021 Texas Instruments Incorporated

7 Specifications

7.1 Absolute Maximum Ratings

over operating temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
Voltage(2)	VIN, EN, PG, MODE/S-CONF	0.3	18	V
Voltage(2)	SW (DC)	–0.3	V_{IN} + 0.3	V
Voltage(2)	SW (AC, less than 10 ns)(3)	–3.0	23	V
Voltage(2)	FB/VSET, VOS	–0.3	6	V
Current	PG		10	mA
T_{stg}	Storage temperature	–65	150	°C

(1) Operation outside the *Absolute Maximum Ratings* may cause permanent device damage. *Absolute Maximum Ratings* do not imply functional operation of the device at these or any other conditions beyond those listed under *Recommended Operating Conditions*. If used outside the *Recommended Operating Conditions* but within the *Absolute Maximum Ratings*, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.
(2) All voltage values are with respect to network ground terminal.
(3) While switching

7.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins(1)	±2000	V
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins(2)	±500	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

Over operating junction temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V_I	Input voltage range	3.0		17	V
V_O	Output voltage range	0.4		5.5	V
C_I	Effective input capacitance	2.5	4.7		µF
C_O	Effective output capacitance(1)	10	22	200 (1)	µF
L	Output inductance		2.2(2)	4.7(3)	µH
I_{OUT}	Output current	0		1	A
I_{SINK_PG}	Sink current at PG pin			1	mA
T_J	Junction temperature (4)	–40		125	°C

(1) This is for capacitors directly at the output of the device. More capacitance is allowed if there is a series resistance associated to the capacitor.
(2) Nominal inductance value
(3) Larger values of inductance can be used to reduce the ripple current, but they may have a negative impact on efficiency and the overvall transient responce.
(4) Operating lifetime is derated at junction temperatures greater than 150°C.

ADVANCE INFORMATION

Copyright © 2021 Texas Instruments Incorporated

7.4 Thermal Information

THERMAL METRIC(1)		TPS629210 SOT583 8 PIN		UNIT
		JEDEC PCB	TPS6292xxEVM-xxx	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	131.7	90	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	38.5	33	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report.

7.5 Electrical Characteristics

V_I = 3 V to 17 V, T_J = –40°C to + 125°C, Typical values at V_I = 12 V and T_A = 25 °C,unless otherwise noted

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY						
I_Q	Operating quiescent current (Power Save mode)	I_{OUT} = 0 mA, T_J = –40°C to 125°C, device not switching		4		µA
$I_{Q;PWM}$	Operating quiescent current (PWM mode)	V_{IN} = 12 V, V_{OUT} = 1.2 V; I_{OUT} = 0 mA, , device switching		5		mA
I_{SD}	Shutdown current into VIN pin	EN = 0 V, T_J = –40°C to 85°C		0.3	6.5	µA
V_{UVLO}	Undervoltage lockout	V_{IN} rising	2.85	2.925	3.0	V
	Undervoltage lockout	V_{IN} falling	2.7	2.775	2.85	V
V_{UVLO}	Undervoltage lockout hysteresis			230		mV
CONTROL AND INTERFACE						
I_{LKG}	EN input leakage current	EN = HIGH, T_J = –40°C to 125°C		10	100	nA
$V_{IH;MODE}$	High-level input voltage at the MODE/S-CONF pin		1.0			V
$V_{IL;MODE}$	Low-level input voltage at the MODE/S-CONF pin				0.15	V
T_{SD}	Thermal shutdown threshold	T_J rising		170		°C
	Thermal shutdown hysteresis	T_J falling		20		
V_{IH}	High-level input voltage at the EN pin		0.97	1.0	1.03	V
V_{IL}	Low-level input voltage at the EN pin		0.87	0.9	0.93	V
V_{PG}	Power-good threshold	V_{FB} rising, referenced to V_{FB} nominal	94%	96%	98%	
		V_{FB} falling, referenced to V_{FB} nominal	89%	92%	96%	
V_{PG_HYS}	Power-good threshold hysteresis	hysteresis		4%		
$V_{PG,OL}$	Low-level output voltage at the PG pin	I_{SINK} = 1 mA			0.4	V
$I_{PG,LKG}$	Input leakage current into the PG pin	V_{PG} = 5 V, T_J = –40°C to 125°C			100	nA
$t_{PG,DLY}$	Power-good delay time			32		µs
POWER SWITCHES						
$I_{LKG;SW}$	Leakage current into the SW pin	EN = 0 V, V_{SW} = V_{OS} = 5.5 V, T_J = –40°C to 125°C		2	7	µA
$R_{DS;ON}$	High-side FET on resistance			300		mΩ
	Low-side FET on resistance			100		
I_{LIM}	High-side FET current limit		1.4	1.8	2.2	A
	Low-side FET current limit		1.2	1.6	2.0	A
$I_{LIM;SINK}$	Low-side FET sink current limit		0.7	0.9	1.2	A
$T_{ON(MIN)}$	Minimum on time			50		ns
f_{SW}	Switching frequency	1.0-MHz selection		1.0		MHz
$I_{LKG;VOS}$	Leakage current into the VOS pin			100	800	nA
OUTPUT						

ADVANCE INFORMATION

Copyright © 2021 Texas Instruments Incorporated

V_I = 3 V to 17 V, T_J = –40°C to + 125°C, Typical values at V_I = 12 V and T_A = 25 °C,unless otherwise noted

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_O	Output voltage regulation	VSET configuration selected, T_J = 25°C	–0.5%		+0.5%	
V_O	Output voltage regulation	VSET configuration selected	–1%		+1%	
V_{FB}	Feedback regulation voltage	Adjustable configuration selected		0.6		V
V_{FB}	Feedback voltage regulation	FB option selected	–1%		+1%	
I_{FB}	Input leakage current into the FB pin	Adjustable configuration, V_{FB} = 0.6 V		1	100	nA
T_{delay}	Start-up delay time	I_O = 0 mA, time from EN rising edge until start switching, external FB Configuration selected		500	1500	µs
	Start-up delay time	I_O = 0 mA, time from EN rising edge until start switching, VSET configuration selected		750	1800	µs
T_{SS}	Soft-start time	I_O = 0 mA after T_{delay}, from first switching pulse until target V_O		600	700	µs
R_{DISCH}	Active discharge resistance	Discharge = ON option selected, EN = LOW,		7.5	20	Ω

ADVANCE INFORMATION

Copyright © 2021 Texas Instruments Incorporated


ADVANCE INFORMATION

8 Detailed Description

8.1 Overview

The TPS629210 synchronous switched mode power converter is based on DCS-Control (Direct Control with Seamless Transition into Power Save mode), an advanced regulation topology that combines the advantages of hysteretic, voltage mode, and current mode control. This control loop takes information about output voltage changes and feeds it directly to a fast comparator stage. It sets the switching frequency, which is constant for steady state operating conditions, and provides immediate response to dynamic load changes. To get accurate DC load regulation, a voltage feedback loop is used. The internally compensated regulation network achieves fast and stable operation with small external components and low-ESR capacitors.

8.2 Functional Block Diagram



Copyright © 2021 Texas Instruments Incorporated

8.3 Feature Description

8.3.1 Mode Selection and Device Configuration (MODE/S-CONF Pin)

The MODE/S-CONF pin is an input with two functions. It can be used to customize the device behavior in two ways:

1. Select the device mode (Forced PWM or Auto PFM/PWM operation) traditionally with a HIGH- or LOW-level.
2. Select the device configuration (switching frequency, internal/external feedback, output discharge, and PFM/PWM mode) by connecting a single resistor to this pin.

The device interprets this pin during its start-up sequence after the internal OTP readout and before it starts switching in soft start. If the device reads a HIGH- or LOW-level, the Dynamic Mode Change is active and PFM/PWM mode can be changed during operation. If the device reads a resistor value, there is no further interpretation during operation and the device mode or other configurations cannot be changed afterwards.




Figure 8-1. Interpretation of S-CONF and VSET Flow

Table 8-1. Smart-CONFIG Setting Table

#	M ODE/S-CONF LEVEL OR RESISTOR VALUE [Ω] (1)	FB/VSET PIN	F_{SW} (MHz)	OUTPUT DISCHARGE	MODE (AUTO OR FORCED PWM)	DYNAMIC MODE CHANGE
	Setting Options by Level					
1	GND	external FB	up to 2.5(2)	yes	Auto PFM/PWM with AEE	Active
2	HIGH (>1.8V)	external FB	2.5	yes	Forced PWM	
	Setting Options by Resistor					
3	7.50 k	external FB	up to 2.5(2)	no	Auto PFM/PWM with AEE	not active
4	9.31 k	external FB	2.5	no	Forced PWM	
5	11.50 k	external FB	1	yes	Auto PFM/PWM	
6	14.30 k	external FB	1	yes	Forced PWM	
7	17.80 k	external FB	1	no	Auto PFM/PWM	
8	22.10 k	external FB	1	no	Forced PWM	
9	27.40 k	VSET	up to 2.5(2)	yes	Auto PFM/PWM with AEE	
10	34.00 k	VSET	2.5	yes	Forced PWM	
11	42.20 k	VSET	up to 2.5(2)	no	Auto PFM/PWM with AEE	
12	52.30 k	VSET	2.5	no	Forced PWM	
13	64.90 k	VSET	1	yes	Auto PFM/PWM	
14	80.60 k	VSET	1	yes	Forced PWM	
15	100.00 k	VSET	1	no	Auto PFM/PWM	
16	124.00 k	VSET	1	no	Forced PWM	

(1) E96 Resistor Series, 1% accuracy, temperature coefficient better or equal than ±200 ppm/°C
(2) F_{SW} will vary based on V_{IN} and V_{OUT}. See Section 8.4.2 for more details.

ADVANCE INFORMATION

Copyright © 2021 Texas Instruments Incorporated

8.3.2 Adjustable V_O Operation (External Voltage Divider)

If the device is configured to operate in classical adjustable V_O operation, the FB/VSET pin is used as the feedback pin and needs to sense V_O through an external divider network. Figure 8-2 shows the typical schematic for this configuration.




Figure 8-2. Adjustable V_O Operation Schematic

8.3.3 Selectable V_O Operation (VSET and Internal Voltage Divider)

If the device is configured to VSET operation, the device interprets the VSET pin value following the MODE/ S-CONF readout (see Figure 8-3). There is no further interpretation of the VSET pin during operation and the output voltage cannot be changed afterwards without toggling the EN pin.

Figure 8-3 shows the typical schematic for this configuration, where V_O is directly sensed at the VOS terminal of the device. V_O is sensed only through the VOS pin by an internal resistor divider. The target V_O is programmed by an external resitor connected between VSET and GND (see Table 8-2).




Figure 8-3. Selectable V_O Operation Schematic

Copyright © 2021 Texas Instruments Incorporated

Table 8-2. VSET Selection Table

VSET-#	RESISTOR VALUE [Ω](1)	TARGET V_O [V]
1	GND	1.2
2	4.87 k	0.4
3	6.04 k	0.6
4	7.50 k	0.8
5	9.31 k	0.85
6	11.50 k	1.0
7	14.30 k	1.1
8	17.80 k	1.25
9	22.10 k	1.3
10	27.40 k	1.35
11	34.00 k	1.8
12	42.20 k	1.9
13	52.30 k	2.5
14	64.90 k	3.8
15	80.60 k	5.0
16	100.00 k	5.1
17	124.00 k	5.5
18	249.00 k or larger/open	3.3

(1) E96 Resistor Series, 1% accuracy, temperature coefficient better or equal to ±200 ppm/°C

8.3.4 Smart Enable with Precise Threshold

The voltage applied at the Enable pin of the TPS629210 is compared to a fixed threshold rising voltage. This allows the user to drive the pin by a slowly changing voltage and enables the use of an external RC network to achieve a power-up delay.

The Precise Enable input allows the use of a user programmable undervoltage lockout by adding a resistor divider to the input of the Enable pin.

The enable input threshold for a falling edge is lower than the rising edge threshold. The TPS629210 starts operation when the rising threshold is exceeded. For proper operation, the EN pin must be terminated and must not be left floating. Pulling the EN pin low forces the device into shutdown. In this mode, the internal high-side and low-side MOSFETs are turned off and the entire internal control circuitry is switched off.

An internal resistor pulls the EN pin to GND and avoids the pin to be floating. This prevents an uncontrolled start-up of the device in case the EN pin cannot be driven to a low level safely. With EN low, the device is in Shutdown mode. The device is turned on with EN set to a high level. The pulldown control circuit disconnects the pulldown resistor on the EN pin once the internal control logic and the reference have been powered up. With EN set to a low level, the device enters Shutdown mode and the pulldown resistor is activated again.

ADVANCE INFORMATION

Copyright © 2021 Texas Instruments Incorporated

ADVANCE INFORMATION

8.3.5 Power Good (PG)

The TPS629210 has a built-in Power-Good (PG) feature to indicate whether the output voltage has reached its target and the device is ready. The PG signal can be used for start-up sequencing of multiple rails. The PG pin is an open-drain output that requires a pullup resistor to any voltage up to the recommended input voltage level. PG is low when the device is turned off due to EN, UVLO (undervoltage lockout), or thermal shutdown. V_{IN} must remain present for the PG pin to stay low.

If the power-good output is not used, it is recommended to tie to GND or leave open.

Table 8-3. Power Good Indicator Functional Table

LOGIC SIGNALS				PG STATUS
V_I	EN PIN	THERMAL SHUTDOWN	V_O	
V_I > UVLO	HIGH	NO	V_O on target	**High Impedance**
			V_O < target	**LOW**
		YES	x	**LOW**
	LOW	x	x	**LOW**
UVLO < V_I < 1.8 V	x	x	x	**LOW**
V_I < 1.8 V	x	x	x	**Undefined**

8.3.6 Undervoltage Lockout (UVLO)

If the input voltage drops, the undervoltage lockout prevents mis-operation of the device by switching off both the power FETs. The device is fully operational for voltages above the rising UVLO threshold and turns off if the input voltage trips below the threshold for a falling supply voltage.

8.3.7 Current Limit and Short Circuit Protection

The TPS629210 is protected against overload and short circuit events. If the inductor current exceeds the current limit I_{LIM_HS}, the high-side switch is turned off and the low-side switch is turned on to ramp down the inductor current. The high-side FET turns on again only if the current in the low-side FET has decreased below the low-side current limit threshold I_{LIM_LS}.

Due to internal propagation delay, the actual current can exceed the static current limit during that time. The dynamic current limit is given in Equation 1.

$$I_{peak(typ)} = I_{LIMH} + \frac{V_L}{L} \times t_{PD} \quad (1)$$

where:

- I_{LIMH} is the static current limit as specified in the electrical characteristics
- L is the effective inductance at the peak current
- V_L is the voltage across the inductor (V_{IN} – V_{OUT})
- t_{PD} is the internal propagation delay of typically 50 ns

The current limit can exceed static values, especially if the input voltage is high and very small inductances are used. The dynamic high-side switch peak current can be calculated as follows:

$$I_{peak(typ)} = I_{LIMH} + \frac{VIN - VOUT}{L} \times 50ns \quad (2)$$

8.3.8 Thermal Shutdown

The junction temperature T_J of the device is monitored by an internal temperature sensor. If T_J rises and exceeds the thermal shutdown threshold T_{SD}, the device shuts down. Both the high-side and low-side power FETs are turned off and PG goes low. When T_J decreases below the hysteresis, the converter resumes normal

Copyright © 2021 Texas Instruments Incorporated

operation, beginning with soft start. During a PFM skip pause, the thermal shutdown feature is not active. A shutdown or restart is only triggered during a switching cycle. See Section 8.4.3.

8.4 Device Functional Modes

8.4.1 Forced Pulse Width Modulation (PWM) Operation

The TPS629210 has two operating modes: Forced PWM mode discussed in this section, and Auto PFM/PWM mode as discussed in Section 8.4.3.

With the MODE/S-CONF pin set to Forced PWM mode, the device operates with pulse width modulation in continuous conduction mode (CCM) with a nominal switching frequency of either 1.0 MHz or 2.5 MHz. The frequency variation in PWM is controlled and depends on V_{IN}, V_{OUT}, and the inductance. The on time in forced PWM mode is given by Equation 3.

$$TON = \frac{V_{OUT}}{V_{IN}} \times \frac{1}{f_{sw}} \tag{3}$$

For very small output voltages, an absolute minimum on time of about 50 ns is kept to limit switching losses. The operating frequency is thereby reduced from its nominal value, which keeps efficiency high.

8.4.2 AEE (Automatic Efficiency Enhancement)

When the MODE/S-CONF pin is configured for AEE mode, the TPS629210 provides the highest efficiency over the entire input voltage and output voltage range by automatically adjusting the switching frequency of the converter. The efficiency of a switched mode converter is determined by the power losses during the conversion. Traditionally, the efficiency decreases if V_{OUT} decreases, V_{IN} increases, or both. To keep the efficiency high over the entire duty cycle range (V_{OUT}/V_{IN} ratio), the switching frequency is adjusted while maintaining the ripple current. Equation 4 and Equation 5 show the typical relationships between the on time and switching frequency and the input and output voltages:

$$TON = 100 \times \frac{VIN}{VIN - VOUT} [ns] \tag{4}$$

$$F_{sw}(MHz) = 10 \times V_{OUT} \times \frac{V_{IN} - V_{OUT}}{V_{IN}^{\ 2}} \tag{5}$$

Equation 6 can be used to calculate the inductor ripple current in AEE mode:

$$\Delta I_L = V_{OUT} \times \left(\frac{1-D}{L \times f_{SW}}\right) = V_{OUT} \times \left(\frac{1-\left(\frac{V_{OUT}}{V_{IN}}\right)}{L \times f_{SW}}\right) \tag{6}$$

Efficiency increases by decreasing switching losses and preserving high efficiency for varying duty cycles, while the ripple current amplitude remains low enough to deliver the full output current without reaching current limit. The AEE feature provides an efficiency enhancement for various duty cycles, especially for lower V_{OUT} values, where fixed frequency converters suffer from a significant efficiency drop. Furthermore, this feature compensates for the very small duty cycles of high V_{IN} to low V_{OUT} conversion, which limits the control range in other topologies.

The TPS629210 operates in AEE mode as long as the output current is higher than half the ripple current of the inductor. To maintian high efficiency at light loads, the device enters Power Save mode at the boundary to discontinous mode (DCM), which happens when the output current becomes smaller than half the inductor ripple current.

ADVANCE INFORMATION

Copyright © 2021 Texas Instruments Incorporated

ADVANCE INFORMATION

8.4.3 Power Save Mode Operation (Auto PFM/PWM)

When the MODE/S-CONF pin is configured for Auto PFM/PWM mode, Power Save mode is allowed. The device operates in PWM mode as long the output current is higher than half the ripple current of the inductor. To maintain high efficiency at light loads, the device enters Power Save mode at the boundary to discontinuous conduction mode (DCM). This happens if the output current becomes smaller than half the ripple current of the inductor. Power Save mode is entered seamlessly to make sure there is high efficiency in light-load operation. The device remains in Power Save mode as long as the inductor current is discontinuous.

In Power Save mode, the switching frequency decreases linearly with the load current maintaining high efficiency. The transition into and out of Power Save mode is seamless in both directions.

The TPS629210 adjusts the on time (TON) in Power Save mode, depending on the input voltage and the output voltage to maintain highest efficiency. The on time, in steady-state operation, can be estimated as:

With the MODE/S-CONF pin set to 1.0-MHz operation:

$$TON\ (\mu s) = \frac{\mathrm{VOUT}}{VIN} \tag{7}$$

With the MODE/S-CONF pin set to 2.5-MHz operation:

$$TON = 100 \times \frac{VIN}{VIN - VOUT}\left[ns\right] \tag{8}$$

Using TON, the typical peak inductor current in Power Save mode is approximated by:

$$ILPSM_{(peak)} = \frac{(VIN - VOUT)}{L} \times TON \tag{9}$$

The output voltage ripple in Power Save mode is given by Equation 10:

$$\Delta V = \frac{L \times VIN^2}{200 \times C}\left(\frac{1}{VIN - VOUT} + \frac{1}{VOUT}\right) \tag{10}$$

When V_{IN} decreases to typically 15% above V_{OUT}, the device does not enter Power Save mode, regardless of the load current. The device maintains output regulation in PWM mode.

8.4.4 100% Duty-Cycle Operation

The duty cycle of the buck converter operated in PWM mode is given in Equation 11.

$$D = \frac{\mathrm{VOUT}}{VIN} \tag{11}$$

The duty cycle increases as the input voltage comes close to the output voltage and the off time of the high-side switch gets smaller. When the minimum off time of typically 80 ns is reached, the TPS629210 scales down its switching frequency while it approaches 100% mode. In 100% mode, it keeps the high-side switch on continuously as long as the output voltage is below the internal set point. This allows the conversion of small input to output voltage differences. For example, getting the longest operation time of battery-powered applications. In 100% duty cycle mode, the low-side FET is switched off.

The minimum input voltage to maintain output voltage regulation, depending on the load current and the output voltage level, can be calculated as:

$$VIN_{(\min)} = VOUT + IOUT\left(R_{DS(on)} + R_L\right) \tag{12}$$

Copyright © 2021 Texas Instruments Incorporated

where:

- I_{OUT} is the output current
- $R_{DS(on)}$ is the on-state resistance of the high-side FET
- R_L is the DC resistance of the inductor used

8.4.5 Output Discharge Function

The purpose of the discharge function is to make sure there is a defined down-ramp of the output voltage when the device is being disabled but also to keep the output voltage close to 0 V when the device is off. The output discharge feature is only active once the TPS629210 has been enabled at least once since the supply voltage was applied. The internal discharge resistor is connected to the VOS pin. The discharge function is enabled as soon as the device is disabled (EN pin = low), in thermal shutdown, or in undervoltage lockout. The minimum supply voltage required for the discharge function to remain active typically is 2 V.

8.4.6 Starting into a Pre-Biased Load

The TPS629210 is capable of starting into a pre-biased output. The device only starts switching when the internal Soft-Start ramp is equal or higher than the feedback voltage. If the voltage at the feedback pin is biased to a higher voltage than the nominal value, the TPS629210 does not start switching unless the voltage at the feedback pin drops to the target.

ADVANCE INFORMATION

Copyright © 2021 Texas Instruments Incorporated

9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

9.1.1 External Component Selection

The external components have to fulfill the needs of the application, but also the stability criteria of the control loop of the device. The TPS629210 is optimized to work within a range of external components.

9.1.1.1 Programming the Output Voltage

The output voltage of the TPS629210 is adjustable. It can be programmed for output voltages from 0.6 V to 5.5 V, using a resistor divider from VOUT to GND. The voltage at the FB pin is regulated to 600 mV. The value of the output voltage is set by the selection of the resistor divider from Table 9-4. It is recommended to choose resistor values which allow a current of at least 2 µA, meaning the value of R2 should not exceed 300 kΩ. Lower resistor values are recommended for highest accuracy and most robust design.

$$R_1 = R_2 \times \left(\frac{VOUT}{VFB} - 1 \right) \tag{13}$$

where

- VFB = 0.6 V

9.1.1.2 Inductor Selection

The TPS629210 is designed for a nominal 2.2-µH inductor. Larger values can be used to achieve a lower inductor current ripple but they can have a negative impact on efficiency and transient response. Smaller values than 2.2 µH will cause a larger inductor current ripple, which causes larger negative inductor current in Forced PWM mode at low or no output current. Therefore, they are not recommended at large voltages across the inductor as it is the case for high input voltages and low output voltages. With low output current in Forced PWM mode, this causes a larger negative inductor current peak that can exceed the negative current limit. At low or no output current and small inductor values, the output voltage can therefore not be regulated any more. More detailed information on further LC combinations can be found in *Optimizing the TPS62130/40/50/60 Output Filter Application Report*.

The inductor selection is affected by several effects like the following:

- Inductor ripple current
- Output ripple voltage
- PWM-to-PFM transition point
- Efficiency

In addition, the inductor selected has to be rated for appropriate saturation current and DC resistance (DCR). Equation 14 calculates the maximum inductor current.

$$I_{L(\max)} = I_{OUT(\max)} + \frac{\Delta I_{L(\max)}}{2} \tag{14}$$

$$\Delta I_{L(\max)} = \frac{VIN_{(\max)}}{L_{(\min)}} \times 100ns \tag{15}$$

ADVANCE INFORMATION

Copyright © 2021 Texas Instruments Incorporated

where:

- I_L(max) is the maximum inductor current
- ΔI_L is the peak-to-peak inductor ripple current
- L(min) is the minimum effective inductor value

Calculating the maximum inductor current using the actual operating conditions gives the minimum saturation current of the inductor needed. It is recommended to add a margin of about 20%. A larger inductor value is also useful to get lower ripple current, but increases the transient response time and size as well. The following inductors have been used with the TPS629210 and are recommended for use:

Table 9-1. List of Inductors

TYPE	INDUCTANCE [µH]	DCR [mΩ]	CURRENT [A](1)	DIMENSIONS [L×B×H] mm	MANUFACTURER
DFE252012PD-2R2M	2.2 µH, ±20%	84	2.8	2.5 × 2.0 × 1.2	muRata
XGL3530-222ME	2.2 µH, ±20%	20	4.0	3.5 × 3.2 × 3	Coilcraft
XGL4020-222ME	2.2 µH, ±20%	19.5	6.2	4 × 4 × 2.1	Coilcraft
XGL4020-472ME	4.7 µH, ±20%	43	4.1	4 × 4 × 2.1	Coilcraft

(1) I_{SAT} at 30% drop

The inductor value also determines the load current at which Power Save mode is entered:

$$I_{load(PSM)} = \frac{1}{2}\Delta I_L \quad (16)$$

9.1.1.3 Capacitor Selection

9.1.1.3.1 Output Capacitor

The recommended value for the output capacitor is 22 µF. The architecture of the TPS629210 allows the use of tiny ceramic output capacitors with low equivalent series resistance (ESR). These capacitors provide low output voltage ripple and are recommended. To keep its low resistance up to high frequencies and to get narrow capacitance variation with temperature, it is recommended to use X7R or X5R dielectric. Using a higher value has advantages like smaller voltage ripple and a tighter DC output accuracy in Power Save mode (see *Optimizing the TPS62130/40/50/60 Output Filter Application Report*).

In Power Save mode, the output voltage ripple depends on the following:

- Output capacitance
- ESR
- ESL
- Peak inductor current

Using ceramic capacitors provides small ESR, ESL, and low ripple. The output capacitor needs to be as close as possible to the device.

For large output voltages, the DC bias effect of ceramic capacitors is large and the effective capacitance has to be observed.

9.1.1.3.2 Input Capacitor

For most applications, 4.7 µF nominal is sufficient and is recommended, though a larger value reduces input current ripple further. The input capacitor buffers the input voltage for transient events and also decouples the converter from the supply. A low-ESR multilayer ceramic capacitor (MLCC) is recommended for best filtering and should be placed between VIN and GND as close as possible to those pins.

Table 9-2. List of Capacitors

TYPE	NOMINAL CAPACITANCE [µF]	VOLTAGE RATING [V]	SIZE	MANUFACTURER
C3216X7R1E475K160AC	4.7	25	1206	TDK
C3216X7R1E106K160AC	10	25	1206	TDK

ADVANCE INFORMATION

ADVANCE INFORMATION

9.1.1.4 Output Filter and Loop Stability

The TPS629210 is internally compensated to be stable with L-C filter combinations corresponding to a corner frequency to be calculated with Equation 17:

$$f_{LC} = \frac{1}{2\pi\sqrt{L \cdot C}} \tag{17}$$

The LC output filters inductance and capacitance have to be considered together, creating a double pole, responsible for the corner frequency of the converter. Table 9-3 can be used to simplify the output filter component selection.

Proven nominal values for inductance and ceramic capacitance are given in Table 9-3 and are recommended for use. Different values can work, but care has to be taken on the loop stability which is affected. More information including a detailed LC stability matrix can be found in *Optimizing the TPS62130/40/50/60 Output Filter Application Report*.

Table 9-3. Recommended LC Output Filter Combinations

	4.7 µF(2)	10 µF(2)	22 µF(2)	47 µF(2)	100 µF(2)	200 µF(2)
2.2 µH		√	√(1)	√(3)	√	
4.7 µH		√	√	√		

(1) This LC combination is the standard value and recommended for most applications.
(2) These values are nominal values, and the effective capcitance was considered to vary by +20% and –50%.
(3) Output capacitance needs to have a ESR of ≥ 10 mΩ for stable operation

Although the TPS629210 is stable without the pole and zero being in a particular location, an external feedforward capacitor can also be added to adjust their location based on the specific needs of the application. This can provide better performance in Power Save mode, improved transient response, or both.

A more detailed discussion on the optimization for stability versus transient response can be found in the *Optimizing Transient Response of Internally Compensated DC-DC Converters Application Report* and *Feedforward Capacitor to Improve Stability and Bandwidth of TPS621/821-Family Application Report*.

Copyright © 2021 Texas Instruments Incorporated

9.2 Typical Application




Figure 9-1. Typical Application Setup

Table 9-4. List of Components

REFERENCE	DESCRIPTION	MANUFACTURER
IC	17-V, 1-A Step-Down Converter	TPS629210; Texas Instruments
L	2.2-µH inductor	XGL3530-222; Coilcraft
CIN	4.7 µF, 25 V, Ceramic, 1206	C3216X7R1E475K160AC, TDK
COUT	22 µF, 6.3 V, Ceramic, 0805	GCM21BD70J226ME36L, MuRata
R1	Depending on V_{OUT}; see Section 9.1.1.1	Standard 1% metal film
R2	Depending on V_{OUT}; see Section 9.1.1.1	Standard 1% metal film
R3	Depending on device setting, see Section 8.3.1	Standard 1% metal film

9.2.1 Design Requirements

The design guidelines provide a component selection to operate the device within the recommended operating conditions.

9.2.2 Detailed Design Procedure

$$R_1 = R_2 \times \left(\frac{VOUT}{VFB} - 1 \right) \tag{18}$$

With VFB = 0.6 V:

Table 9-5. Setting the Output Voltage

NOMINAL OUTPUT VOLTAGE	R1	R2	EXACT OUTPUT VOLTAGE
0.8 V	51 kΩ	150 kΩ	0.804 V
1.2 V	130 kΩ	130 kΩ	1.200 V
1.5 V	150 kΩ	100 kΩ	1.500 V
1.8 V	475 kΩ	237 kΩ	1.803 V
2.5 V	523 kΩ	165 kΩ	2.502 V
3.3 V	619 kΩ	137 kΩ	3.311 V
5 V	619 kΩ	84.5 kΩ	4.995 V

ADVANCE INFORMATION

Copyright © 2021 Texas Instruments Incorporated

10 Power Supply Recommendations

The power supply to the TPS629210 needs to have a current rating according to the supply voltage, output voltage, and output current of the TPS629210.

ADVANCE INFORMATION

Copyright © 2021 Texas Instruments Incorporated

11 Layout

11.1 Layout Guidelines

A proper layout is critical for the operation of a switched mode power supply, even more so at high switching frequencies. Therefore, the PCB layout of the TPS629210 demands careful attention to make sure proper operation and to get the performance specified. A poor layout can lead to issues like the following:

- Poor regulation (both line and load)
- Stability and accuracy weaknesses
- Increased EMI radiation
- Noise sensitivity

See Figure 11-1 for the recommended layout of the TPS629210, which is designed for common external ground connections. The input capacitor should be placed as close as possible between the VIN and GND pin of the TPS629210.

Provide low inductive and resistive paths for loops with high di/dt. Therefore, paths conducting the switched load current should be as short and wide as possible. Provide low capacitive paths (with respect to all other nodes) for wires with high dv/dt. Therefore, the input and output capacitance should be placed as close as possible to the IC pins and parallel wiring over long distances as well as narrow traces should be avoided. Loops which conduct an alternating current should outline an area as small as possible, as this area is proportional to the energy radiated.

Sensitive nodes like FB and VOS need to be connected with short wires and not nearby high dv/dt signals (for example, SW). As they carry information about the output voltage, they should be connected as close as possible to the actual output voltage (at the output capacitor). The FB resistors, R1 and R2, should be kept close to the IC and connect directly to those pins and the system ground plane. The same applies for the S-CONFIG/MODE and VSET programming resitors.

The package uses the pins for power dissipation. Thermal vias on the VIN, GND, and SW pins help to spread the heat through the PCB.

In case any of the digital inputs (EN, VSET or MODE) need to be tied to the input supply voltage at VIN, the connection must be made directly at the input capacitor as indicated in the schematics.

The recommended layout is implemented on the EVM and shown in the *TPS629210EVM-Q1 User's Guide*).

11.2 Layout Example




Figure 11-1. TPS629210 Layout

ADVANCE INFORMATION

Copyright © 2021 Texas Instruments Incorporated

11.3 Thermal Considerations

Implementation of integrated circuits in low-profile and fine-pitch surface-mount packages typically requires special attention to power dissipation. Many system-dependent issues such as thermal coupling, airflow, added heat sinks and convection surfaces, and the presence of other heat-generating components affect the power-dissipation limits of a given component.

The following are basic approaches for enhancing thermal performance:

- Improving the power dissipation capability of the PCB design, for example, increasing copper thickness, thermal vias, number of layers
- Introducing airflow in the system

For more details on how to use the thermal parameters, see the application notes: *Thermal Characteristics of Linear and Logic Packages Using JEDEC PCB Designs Application Report* and *Semiconductor and IC Package Thermal Metrics Application Report*.

The TPS629210 is designed for a maximum operating junction temperature (T_J) of 150°C. Therefore, the maximum output power is limited by the power losses that can be dissipated over the actual thermal resistance, given by the package and the surrounding PCB structures. If the thermal resistance of the package is given, the size of the surrounding copper area and a proper thermal connection of the IC can reduce the thermal resistance. To get an improved thermal behavior, it is recommended to use top layer metal to connect the device with wide and thick metal lines. Internal ground layers can connect to vias directly under the IC for improved thermal performance.

If short circuit or overload conditions are present, the device is protected by limiting internal power dissipation.

ADVANCE INFORMATION

Copyright © 2021 Texas Instruments Incorporated

12 Device and Documentation Support

12.1 Device Support

12.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.3 Support Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

12.4 Trademarks

DCS-Control™ is a trademark of Texas Instruments.
TI E2E™ is a trademark of Texas Instruments.
All trademarks are the property of their respective owners.

12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.6 Glossary

TI Glossary	This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

ADVANCE INFORMATION

Copyright © 2021 Texas Instruments Incorporated


ADVANCE INFORMATION

PACKAGE OUTLINE

DRL0008A

FCSOT - 0.6 mm max height

FLIPCHIP SOT



NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Body dimensions do not incude mold flash, protrusions or gate burrs.
   Mold flash, interlead flash, protrusions or gate burrs shall not exceed 0.15 per end or side
4. Reference JEDEC registration TO-236, except minimum foot length.


Copyright © 2021 Texas Instruments Incorporated

EXAMPLE BOARD LAYOUT

DRL0008A

FCSOT - 0.6 mm max height

FLIPCHIP SOT



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.
6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

ADVANCE INFORMATION


Copyright © 2021 Texas Instruments Incorporated

ADVANCE INFORMATION

EXAMPLE STENCIL DESIGN

DRL0008A — **FCSOT - 0.6 mm max height**

FLIPCHIP SOT



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE: 30X

4224486 /A 11/2018

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.

Copyright © 2021 Texas Instruments Incorporated

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
XPS629210DRLR	ACTIVE	SOT-5X3	DRL	8	4000	TBD	Call TI	Call TI	-40 to 150		Samples

(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TPS629210 :

- Automotive : TPS629210-Q1

NOTE: Qualified Version Definitions:


- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

PACKAGE OUTLINE

DRL0008A

SOT-5X3 - 0.6 mm max height

PLASTIC SMALL OUTLINE



4224486/C 03/2021

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, interlead flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.

EXAMPLE BOARD LAYOUT


DRL0008A

SOT-5X3 - 0.6 mm max height

PLASTIC SMALL OUTLINE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:30X




SOLDERMASK DETAILS

4224486/C 03/2021

NOTES: (continued)

4. Publication IPC-7351 may have alternate designs.
5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOLDER PASTE EXAMPLE
BASED ON 0.1 mm THICK STENCIL
SCALE:30X

4224486/C 03/2021

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
7. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI’s products are provided subject to TI’s Terms of Sale (https:www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2021, Texas Instruments Incorporated