# SFX-102G Synchronous Clock Generators



2111 Comprehensive Drive

Aurora, Illinois 60505

Phone: 630-851-4722

Fax: 630-851-5040 **www.conwin.com** 



# **Applications**

SONET / SDH / ATM
DWDM / FDM
DSL-PON Interconnects
FEC (Forward Error Correction)

### **Features**

- 3.3V High Precision PLL
- Accepts 1 of 4 Selectable, Pre-determined Input Frequencies
- 77.76 MHz to 170 MHz Output Frequencies Available.
- Jitter Generation OC-192 Compliant
- 1.0" x 0.80" x 0.285", Surface Mount
- · ROHS compliant



Bulletin	SG166
Page	1 of 8
Revision	00
Date	12 FEB 09
Issued By	ENG

### **General Description**

The SFX-102G provides high precision phase lock loop frequency translation for the telecommunication applications. The SFX-102G product generates LVPECL outputs from an intrinsically low jitter, voltage controlled crystal oscillator.

SFX-102G is well suited for use in line cards, service termination cards and similar functions to provide reliable reference, phase locked, synchronization for TDM, PDH, SONET and SDH network equipment. The SFX-102G provides a jitter filtered, wander following output signal sychronized to a superior Stratum or peer input reference signal.

The SFX-102G includes a lock detect alarm output. The PLL control voltage is brought out through a 470 k $\Omega$  restistor and can be used to determine when the pull range limits are reached.The

LVPECL outputs may be put into the tri-state high impedance condition for external testing purposes by asserting a high signal to the Enable/Disable pin.


The SFX-102G locks to any one of four pred-determined input frequencies selected using the SELECT (A&B) lines (See Table 4). The output may be any single frequency from 77.76 MHz to 170 MHZ.

The SFX-102G is a 3.3 Volt component that will typically draw 75mA. The SFX-102G is designed to be used in applications that require temperature rating of -40°C - 85° C. The SFX-102G package typical dimensions are 1.0" x 0.80" x 0.285" (See fig. 2 for maximum dimensions).

This product is ROHS compliant.

#### **Functional Block Diagram**

Figure 1



### **Absolute Maximum Rating**

Table 1

Symbol	Parameter	Minimum	Nominal	Maximum	Units	Notes
Vcc	Power Supply Voltage	-0.3		5.5	Volts	
VI	Input Voltage	-0.3		Vcc	Volts	
Ts	Storage Temperature	-55		125	°C	



# **Specifications**

Table 2

Symbol	Parameter	Minimum	Nominal	Maximum	Units	Notes
f <sub>IN</sub>	Available Input Frequencies CMOS	8 k		100 M	Hz	
IIV	PECL	1 M		100 M	Hz	
f <sub>OUT</sub>	Output Frequencies(LVPECL)	77.76 M		170 M	Hz	
Vcc	Supply Voltage	3.135	3.3	3.465	Volts	
I <sub>cc</sub>	Supply Current		75	100	mA	
CLKIN	Input Logic A = CMOS D = PECL		CMOS PECL			1
CLKOUT	Output Logic <b>F</b> = Comp. PECL		PECL			
V <sub>OH</sub>		2.275			V	
V <sub>OL</sub>				1.68	V	
$T_R/T_F$	Rise/Fall Time		0.5	1	ns	
SYM	Output Symmetry	45		55	%	
BW	Bandwidth		20		Hz	
$J_{\sf GEN}$	Jitter Generation RMS		0.5	1	ps	
GLIV	(12 kHz - 20 MHz)					
$J_{TRAN}$	Jitter Transfer			0.1	dB	2
APR	Input Frequency Tracking	±50			ppm	
T <sub>OP</sub>	Operating Temperature <b>F</b> =	-40		85	°C	
OI .	<b>C</b> =	0		70	°C	

NOTES: 1.0: Only HCMOS and LVHCMOS is supported for input frequencies < 1MHz

2.0: GR-253-CORE, Sec. 5.6.2.1.2

# **Pin Description**

### Table 3


Pin #	Connection	Description
1	CLKIN	Input Frequency - The SFX-102G AC couples the input, this means that the unit is capable of handling HCMOS, LVCMOS, PECL, LVPECL input signals.
2	GND	Ground
3	Lock Detector	Logic "1" indicates that the unit is locked to the input reference
		Logic "0" indicates that the reference is lost or out of lock range
4	VCXO Monitor	Control voltage level for the PECL oscillator (Between 0.3V and 3.0V when locked)
5		Missing
6	NC	No connection
7	GND	Ground
8	Enable/Disable	Logic "0" (or no connect) = Output Enabled Logic "1" = Output Disabled (Tri-Stated)
9	Out	Output
10	COut	Complementary Output
11	NC	No connection
12	Select A	Input Frequency Select Control Pin. See Table 4.
13	Select B	Input Frequency Select Control Pin. See Table 4.
14	NC	No connection
15	GND	Ground
16	V <sub>CC</sub>	Power supply voltage (3.3 Vdc ± 5%)



Input Freq	SEL A	SEL B
f <sub>1</sub>	0	0
f <sub>2</sub>	0	1
f <sub>3</sub>	1	0
f,	1	1

# **Output Load and Power Supply Filtering Recommendations**

Figure 2






### **Ordering Information**

Table 5

10 MHz	Α	8.192 MHz	<u> </u>	51.84 MHz	0
10 kHz	<u>B</u>	13.00 MHz	M	61.44 MHz	1
8 kHz	С	16.384 MHz	N	77.76 MHz	2
16 kHz	<u>D</u>	19.44 MHz	<u>P</u>	82.944 MHz	3
64 kHz	<u>E</u>	20.48 MHz	<u>R</u>	112.00 MHz	4
1.024 MHz	<u>_F</u>	26.00 MHz	_T	139.264 MHz	5
1.048 MHz	<u>G</u>	27.00 MHz	W	155.52 MHz	6
1.544 MHz	<u>H</u>	38.88 MHz	X	166.6286 MHz	7
2.048 MHz	J	44.736 MHz	Υ	114.0 MHz	8
4.096 MHz	K	53.10468 MHz	Z	125.0 MHz	9


For any model, the reference inputs and output frequency must have a common frequency of 2.667Hz (8kHz/3) Ex 1: A Model with reference inputs of 8kHz, 16kHz, 32kHz and 64kHz with a Output frequency of 155.52MHz is valid due to the common frequency of 2.667kHz. Contact CW regarding models that do not have a input/output common frequency of 2.667kHz.






# **Package Dimensions**

Figure 3




# **Recommended Footprint Dimensions**

Figure 4



### **Solder Profile**

Figure 5









2111 Comprehensive Drive
Aurora, Illinois 60505
Phone: 630-851-4722
Fax: 630-851-5040
www.conwin.com

Revision	Revision Date	Note	
00	02/12/09	Release	