

- Meets or Exceeds the Requirements of ANSI Standards EIA/TIA-422-B and RS-485 and ITU Recommendation V.11
- **Designed for Multipoint Transmission on Long Bus Lines in Noisy Environments**
- **3-State Outputs**
- Common-Mode Output Voltage Range of -7 V to 12 V
- **Active-High and Active-Low Enables**
- **Thermal Shutdown Protection**
- Positive- and Negative-Current Limiting
- **Operates From Single 5-V Supply**
- Logically Interchangeable With AM26LS31

description

The SN75172 is a monolithic quadruple differential line driver with 3-state outputs. It is designed to meet the requirements of ANSI Standards EIA/TIA-422-B and RS-485 and ITU Recommendation V.11. The device is optimized for balanced multipoint bus transmission at rates of up to 4 megabaud. Each driver features wide positive and negative common-mode output voltage ranges, making it suitable for party-line applications in noisy environments.





NC - No internal connection

The SN75172 provides positive- and negative-current limiting and thermal shutdown for protection from line fault conditions on the transmission bus line. Shutdown occurs at a junction temperature of approximately 150°C. This device offers optimum performance when used with the SN75173 or SN75175 guadruple differential line receivers.

The SN75172 is characterized for operation from 0°C to 70°C.

FUNCTION TABLE (each driver)

INPUT	ENAI	BLES	OUTPUTS			
Α	G	G	Υ	Z		
Н	Н	Х	Н	L		
L	Н	X	L	Н		
Н	Х	L	Н	L		
L	Х	L	L	Н		
Х	L	Н	Z	Z		

H = high level, L = low level, X = irrelevant, Z = high impedance (off)



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




logic symbol†

G ΕN 12 2 **1Y** ∇ 3 1Z ∇ 6 2Y 5 2Z 10 **3**Y 11 3Z 14 4Y 15 13 4Z

† This symbol is in accordance with ANSI/IEEE Std 91-1984

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature (unless otherwise noted)‡

10 V to 15 V
5.5 V
See Dissipation Rating Table
0°C to 70°C
65°C to 150°C
260°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to the network ground terminal.

DISSIPATION RATING TABLE

	PACKAGE	$T_{\mbox{A}} \le 25^{\circ}\mbox{C}$ POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 70°C POWER RATING
ſ	DW	1125 mW	9.0 mW/°C	720 mW
l	N	1150 mW	9.2 mW/°C	736 mW



and IEC Publication 617-12. Terminal numbers shown are for the N package.

SLLS038B - OCTOBER 1980 - REVISED MAY 1995

recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}	4.75	5	5.25	V
High-level input voltage, VIH	2			V
Low-level input voltage, V _{IL}			0.8	V
Common-mode output voltage, V _{OC}		-	7 to 12	V
High-level output current, I _{OH}			-60	mA
Low-level output current, IOL			60	mA
Operating free-air temperature, T _A	0		70	°C

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	3	MIN	TYP†	MAX	UNIT
VIK	Input clamp voltage	$I_{I} = -18 \text{ mA}$					-1.5	V
Vo	Output voltage	IO = 0			0		6	V
Vон	High-level output voltage	V _{IH} = 2 V,	V _{IL} = 0.8 V,	$I_{OH} = -33 \text{ mA}$		3.7		V
VOL	Low-level output voltage	V _{IH} = 2 V,	$V_{IL} = 0.8 V$,	$I_{OH} = 33 \text{ mA}$		1.1		V
V _{OD1}	Differential output voltage	I _O = 0			1.5		6	V
IV _{OD2} I	Differential output voltage	$R_L = 100 \Omega$,	See Figure 1		1/2 V _{OD1} or 2 [‡]			V
		$R_L = 54 \Omega$,	See Figure 1		1.5	2.5	5	V
V _{OD3}	Differential output voltage	See Note 2			1.5		5	٧
Δ V _{OD}	Change in magnitude of differential output voltage§						±0.2	٧
Voc	Common-mode output voltage¶	$R_L = 54 \Omega \text{ or } 1$	100 Ω,	See Figure 1			+3 - 1	V
Δ Vocl	Change in magnitude of common-mode output voltage§						±0.2	V
IO	Output current with power off	$V_{CC} = 0$,	$V_0 = -7 \text{ V to } 12 \text{ V}$				±100	μΑ
loz	High-impedance-state output current	$V_O = -7 \text{ V to}$	12 V				±100	μΑ
lн	High-level input current	V _I = 2.7 V					20	μΑ
I _I L	Low-level input current	V _I = 0.5 V					-360	μΑ
		$V_0 = -7 V$					-180	
los	Short-circuit output current	AO = ACC					180	mA
		V _O = 12 V					500	
loo	Supply current (all drivers)	No load	Outputs enabled			38	60	mA
Icc	Supply current (an univers)	INO IOAU	Outputs disabled			18	40	1117

NOTE 2: See Figure 3-5 of EIA Standard RS-485.



[†] All typical values are at V_{CC} = 5 V and T_A = 25°C. ‡ The minimum V_{OD2} with a 100- Ω load is either 1/2 V_{OD1} or 2 V, whichever is greater. § $\Delta |V_{OD}|$ and $\Delta |V_{OC}|$ are the changes in magnitude of V_{OD} and V_{OC} , respectively, that occur when the input is changed from a high level to a low level.

[¶] In ANSI Standard EIA/TIA-422-B, VOC, which is the average of the two output voltages with respect to ground, is called output offset voltage, Vos.

SYM	IROL	FOU	ΙΔΛΙ	ENTS

DATA SHEET PARAMETER	EIA/TIA-422-B	RS-485
Vo	V _{oa,} V _{ob}	V _{oa,} V _{ob}
IVOD1	Vo	V _o
IV _{OD2} I	$V_t (R_L = 100 \Omega)$	$V_t (R_L = 54 \Omega)$
IV _{OD2} I		V _t (Test Termination) Measurement 2)
Δ V _{OD}	$ V_t - \overline{V}_t $	$ V_t - \overline{V}_t $
Voc	V _{os}	V _{os}
Δ VOC	$ V_{OS} - \overline{V}_{OS} $	$ V_{OS} - \overline{V}_{OS} $
los	I _{sa} , I _{sb}	
lo	$ I_{xa} , I_{xb} $	l _{ia} ,l _{ib}

switching characteristics, V_{CC} = 5 V, T_A = 25°C

	PARAMETER	TEST CON	NDITIONS	MIN	TYP	MAX	UNIT
td(OD)	Differential-output delay time	D: -540	Soo Eiguro 2		45	65	ns
t _t (OD)	Differential-output transition time	$R_L = 54 \Omega$, See Figure 2			80	120	ns
^t PZH	Output enable time to high level	$R_L = 110 \Omega$,	See Figure 3		80	120	ns
tpZL	Output enable time to low level	$R_L = 110 \Omega$,	See Figure 4		45	80	ns
tPHZ	Output disable time from high level	$R_L = 110 \Omega$,	See Figure 3		78	115	ns
tPLZ	Output disable time from low level	$R_L = 110 \Omega$,	See Figure 4		18	30	ns

PARAMETER MEASUREMENT INFORMATION





Figure 1. Differential and Common-Mode Output Voltages




- NOTES: A. The input pulse is supplied by a generator having the following characteristics: $t_f \le 5$ ns, $t_f \le 5$ ns, $t_f \le 5$ ns, PRR ≤ 1 MHz, duty cycle = 50%, $t_f \le 5$ ns, $t_$
 - B. C_L includes probe and stray capacitance.

Figure 2. Differential-Output Test Circuit and Voltage Waveforms




PARAMETER MEASUREMENT INFORMATION



- NOTES. A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, duty cycle = 50%, $t_{\Gamma} \leq$ 5 ns, $t_{f} \leq$ 5 ns, $Z_{O} =$ 50 Ω .
 - B. C_L includes probe and stray <u>capacitance</u>.
 - C. To test the active-low enable \overline{G} , ground G and apply an inverted waveform to \overline{G} .


Figure 3. Test Circuit and Voltage Waveforms




- NOTES. A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, duty cycle = 50%, $t_f \leq$ 5 ns, $t_f \leq$ 6 ns, $t_f \leq$ 7 ns, $t_f \leq$ 8 ns, $t_f \leq$ 9 ns, $t_$
 - B. C_L includes probe and stray capacitance.
 - C. To test the active-low enable \overline{G} , ground G and apply an inverted waveform to \overline{G} .


Figure 4. Test Circuit and Voltage Waveforms

TYPICAL CHARACTERISTICS





DIFFERENTIAL OUTPUT VOLTAGE
vs
OUTPUT CURRENT





OUTPUT CURRENT OUTPUT VOLTAGE 50 **Output Dissabled** 40 T_A = 25°C 30 Output Current - A 20 10 $\Lambda CC = 0$ 0 -10 $V_{CC} = 5 V$ -20 -30-40-50-25 -20 -15 -10 -5 0 5 10 15 20 VO - Output Voltage - V

Figure 7


Figure 8

TYPICAL CHARACTERISTICS





APPLICATION INFORMATION



NOTE A: The line length should be terminated at both ends in its characteristic impedance (R_T = Z_O). Stub lengths off the main line should be kept as short as possible.

Figure 11





10-Jun-2014

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN75172DW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	SN75172	Samples
SN75172DWG4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	SN75172	Samples
SN75172DWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	SN75172	Samples
SN75172DWRE4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	SN75172	Samples
SN75172N	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN75172N	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



PACKAGE OPTION ADDENDUM

10-Jun-2014

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 31-Jan-2014

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN75172DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN75172DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1

www.ti.com 31-Jan-2014



*All dimensions are nominal

Device	Package Type Package Dra		Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN75172DWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN75172DWR	SOIC	DW	20	2000	367.0	367.0	45.0

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.





SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity