
June 2015

SemiHow
Know-How for Semiconductor

HCD65R360S / HCU65R360S
650V N-Channel Super Junction MOSFET


BV_{DSS} = 650 V
$R_{DS(on)\ typ}$ = 0.32 Ω
I_D = 11 A

D-PAK I-PAK



HCD65R360S HCU65R360S

1.Gate 2. Drain 3. Source



FEATURES

- Originative New Design
- Superior Avalanche Rugged Technology
- Robust Gate Oxide Technology
- Very Low Intrinsic Capacitances
- Excellent Switching Characteristics
- Unrivalled Gate Charge : 23 nC (Typ.)
- Extended Safe Operating Area
- Lower $R_{DS(ON)}$: 0.32 Ω (Typ.) @V_{GS}=10V
- 100% Avalanche Tested

Absolute Maximum Ratings

T_C=25℃ unless otherwise specified

Symbol	Parameter		Value	Units
V_{DSS}	Drain-Source Voltage		650	V
I_D	Drain Current – Continuous (T_C = 25℃)		11	A
	Drain Current – Continuous (T_C = 100℃)		7	A
I_{DM}	Drain Current – Pulsed	(Note 1)	33	A
V_{GS}	Gate-Source Voltage		±20	V
E_{AS}	Single Pulsed Avalanche Energy	(Note 2)	300	mJ
I_{AR}	Avalanche Current	(Note 1)	3.0	A
E_{AR}	Repetitive Avalanche Energy	(Note 1)	0.6	mJ
dv/dt	Peak Diode Recovery dv/dt		15	V/ns
P_D	Power Dissipation (T_A = 25℃)*		2.5	W
	Power Dissipation (T_C = 25℃)		100	W
	- Derate above 25℃		0.8	W/℃
T_J, T_{STG}	Operating and Storage Temperature Range		-55 to +150	℃
T_L	Maximum lead temperature for soldering purposes, 1/8" from case for 5 seconds		300	℃

Thermal Resistance Characteristics

Symbol	Parameter	Typ.	Max.	Units
$R_{\theta JC}$	Junction-to-Case	--	1.5	℃/W
$R_{\theta JA}$	Junction-to-Ambient*	--	50	
$R_{\theta JA}$	Junction-to-Ambient	--	110	

* When mounted on the minimum pad size recommended (PCB Mount)

◎ SEMIHOW REV.A4, June 2015

Electrical Characteristics T_J=25 °C unless otherwise specified

Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
On Characteristics						
V_{GS}	Gate Threshold Voltage	V_{DS} = V_{GS}, I_D = 250 μA	2.8	--	4.2	V
$R_{DS(ON)}$	Static Drain-Source On-Resistance	V_{GS} = 10 V, I_D = 5.5 A	--	0.32	0.36	Ω
Off Characteristics						
BV_{DSS}	Drain-Source Breakdown Voltage	V_{GS} = 0 V, I_D = 250 μA	650	--	--	V
I_{DSS}	Zero Gate Voltage Drain Current	V_{DS} = 650 V, V_{GS} = 0 V	--	--	10	μA
		V_{DS} = 520 V, T_J = 125℃	--	--	100	μA
I_{GSS}	Gate-Body Leakage Current	V_{GS} = ±20 V, V_{DS} = 0 V	--	--	±100	nA
Dynamic Characteristics						
C_{iss}	Input Capacitance	V_{DS} = 25 V, V_{GS} = 0 V, f = 1.0 MHz	--	920	--	pF
C_{oss}	Output Capacitance		--	400	--	pF
C_{rss}	Reverse Transfer Capacitance		--	8	--	pF
R_g	Gate Resistance	V_{GS} = 0 V, V_{DS} = 0 V, f = 1MHz	--	0.5	--	Ω
Switching Characteristics						
$t_{d(on)}$	Turn-On Time	V_{DS} = 325 V, I_D = 11 A, R_G = 25 Ω	--	30	--	ns
t_r	Turn-On Rise Time		--	30	--	ns
$t_{d(off)}$	Turn-Off Delay Time		--	85	--	ns
t_f	Turn-Off Fall Time		--	25	--	ns
Q_g	Total Gate Charge	V_{DS} = 520 V, I_D = 11 A V_{GS} = 10 V	--	23	--	nC
Q_{gs}	Gate-Source Charge		--	6	--	nC
Q_{gd}	Gate-Drain Charge		--	7	--	nC
Source-Drain Diode Maximum Ratings and Characteristics						
I_S	Continuous Source-Drain Diode Forward Current		--	--	11	A
I_{SM}	Pulsed Source-Drain Diode Forward Current		--	--	33	
V_{SD}	Source-Drain Diode Forward Voltage	I_S = 11 A, V_{GS} = 0 V	--	--	1.2	V
trr	Reverse Recovery Time	I_S = 5.5 A, V_{GS} = 0 V di_F/dt = 100 A/μs	--	350	--	ns
Qrr	Reverse Recovery Charge		--	5	--	μC

Notes ;

1. Repetitive Rating : Pulse width limited by maximum junction temperature
2. I_{AS}=3.5A, V_{DD}=50V, R_G=25Ω, Starting T_J=25°C

Typical Characteristics




Figure 1. On Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On Resistance Variation vs Drain Current and Gate Voltage




Figure 4. Body Diode Forward Voltage Variation with Source Current and Temperature




Figure 5. Capacitance Characteristics




Figure 6. Gate Charge Characteristics

Typical Characteristics (continued)




Figure 7. Breakdown Voltage Variation vs Temperature




Figure 8. On-Resistance Variation vs Temperature




Figure 9. Maximum Safe Operating Area




Figure 10. Maximum Drain Current vs Case Temperature




Figure 11. Transient Thermal Response Curve

© SEMIHOW REV.A4, June 2015

Fig 12. Gate Charge Test Circuit & Waveform




Fig 13. Resistive Switching Test Circuit & Waveforms







Fig 14. Unclamped Inductive Switching Test Circuit & Waveforms



© SEMIHOW REV.A4, June 2015


Fig 15. Peak Diode Recovery dv/dt Test Circuit & Waveforms





Package Dimension

TO-252A
(D-PAK)



© SEMIHOW REV.A4, June 2015

Package Dimension

TO-251A
(I-PAK)

