

LP2981 100-mA Ultra-Low Dropout Regulators With Shutdown

1 Features

- Output Tolerance of
 - 0.75% (A Grade)
 - 1.25% (Standard Grade)
- Ultra-Low Dropout Typically:
 - 200 mV at Full Load of 100 mA
 - 7 mV at 1 mA
- Low I_Q : 600 μ A Typical at Full Load of 100 mA
- Shutdown Current: 0.01 μ A Typical
- Fast Transient Response to Line and Load
- Overcurrent and Thermal Protection
- High Peak Current Capability
- Low Z_{OUT} Over Wide Frequency Range
- -40°C to 125°C Temperature Range

2 Applications

- Smart Meters
- Servo and Motor Control
- Mobile Phones and Cameras
- Audio and Portable Speakers
- Telecommunication and Networking

3 Description

The LP2981 and LP2981A families of fixed-output, low-dropout regulators offer exceptional, cost-effective performance for both portable and non-portable applications. Available in fixed voltages of 2.8 V, 3 V, 3.3 V, and 5 V, the family has an output tolerance of 0.75% for the A-grade devices (1.25% for the standard grade) and is capable of delivering 100-mA continuous load current. Standard regulator features, such as overcurrent and overtemperature protection, are included.

The LP2981 and LP2981A have features that make the regulators ideal candidates for a variety of portable applications:


- Low dropout: A PNP pass element allows a typical dropout of 200 mV at 100-mA load current and 7 mV at 1-mA load.
- Low quiescent current: The use of a vertical PNP process allows for quiescent currents that are considerably lower than those associated with traditional lateral PNP regulators.
- Shutdown: A shutdown feature is available, allowing the regulator to consume only 0.01 μ A when the ON/OFF pin is pulled low.

Device Information⁽¹⁾

PART NUMBER	PACKAGE (PINS)	BODY SIZE (NOM)
LP2981-XXDBV LP2981A-XXDBV	SOT-23 (5)	2.90 mm x 1.60 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Block Diagram



Copyright © 2016, Texas Instruments Incorporated



Table of Contents


1 Features	1	7.4 Device Functional Modes.....	9
2 Applications	1	8 Application and Implementation	10
3 Description	1	8.1 Application Information.....	10
4 Revision History	2	8.2 Typical Application	10
5 Pin Configuration and Functions	3	9 Power Supply Recommendations	12
6 Specifications	3	10 Layout	12
6.1 Absolute Maximum Ratings	3	10.1 Layout Guidelines	12
6.2 ESD Ratings.....	3	10.2 Layout Example	12
6.3 Recommended Operating Conditions.....	4	11 Device and Documentation Support	13
6.4 Thermal Information	4	11.1 Related Links	13
6.5 Electrical Characteristics: LP2981-xx	4	11.2 Receiving Notification of Documentation Updates	13
6.6 Electrical Characteristics: LP2981A-xx	5	11.3 Community Resources.....	13
6.7 Typical Characteristics	6	11.4 Trademarks	13
7 Detailed Description	7	11.5 Electrostatic Discharge Caution.....	13
7.1 Overview	7	11.6 Glossary	13
7.2 Functional Block Diagram	7	12 Mechanical, Packaging, and Orderable	
7.3 Feature Description.....	7	Information	14

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision F (August 2008) to Revision G	Page
• Added <i>Device Information</i> table, <i>ESD Ratings</i> table, <i>Feature Description</i> section, <i>Device Functional Modes</i> , <i>Application and Implementation</i> section, <i>Power Supply Recommendations</i> section, <i>Layout</i> section, <i>Device and Documentation Support</i> section, and <i>Mechanical, Packaging, and Orderable Information</i> section.....	1
• Changed thermal table to align with JEDEC standards	4

5 Pin Configuration and Functions



Pin Functions

PIN		I/O	DESCRIPTION
NO.	NAME		
1	V_{IN}	I	Supply input
2	GND	—	Ground
3	ON/OFF	I	Active-low shutdown pin. Tie to V_{IN} if unused.
4	NC	—	No connect
5	V_{OUT}	O	Voltage output

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
V_{IN}	Continuous input voltage ⁽²⁾	-0.3	16	V
$V_{ON/OFF}$	ON/OFF input voltage	-0.3	16	V
V_{OUT}	Output voltage ⁽³⁾	-0.3	9	V
I_{OUT}	Output current	Internally limited (short-circuit protected)		
T_J	Operating virtual junction temperature		150	°C
T_{stg}	Storage temperature	-65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The PNP pass transistor has a parasitic diode connected between the input and output. This diode normally is reverse-biased ($V_{IN} > V_{OUT}$), but is forward-biased if the output voltage exceeds the input voltage by a diode drop (see [Application and Implementation](#) for more details).
- (3) If load is returned to a negative power supply, the output must be diode clamped to GND.

6.2 ESD Ratings

		VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000
		Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1000
		Machine model (MM)	±200

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

		MIN	MAX	UNIT
V_{IN}	Supply input voltage	2.2 ⁽¹⁾	16	V
$V_{ON/OFF}$	ON/OFF input voltage	0	V_{IN}	V
$V_{IN} - V_{OUT}$	Input-output differential	0.7	11	V
I_{OUT}	Output current		100	mA
T_J	Virtual junction temperature	-40	125	°C

(1) Minimum V_{IN} of 2.2 V is needed for proper biasing of LDO control circuitry.

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		LP2981-XX	UNIT
		DBV (SOT-23)	
		5 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance ⁽²⁾⁽³⁾	205.2	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	11.83	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	37.7	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	12.2	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	33.8	°C/W

- (1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report.
- (2) Maximum power dissipation is a function of $T_{J(max)}$, $R_{\theta JA}$, and T_A . The maximum allowable power dissipation at any allowable ambient temperature is $P_D = (T_{J(max)} - T_A) / R_{\theta JA}$. Operating at the absolute maximum T_J of 150°C can affect reliability.
- (3) The package thermal impedance is calculated in accordance with JESD 51-7.

6.5 Electrical Characteristics: LP2981-xx

at specified free-air temperature range, $V_{IN} = V_{OUT(NOM)} + 1$ V, $V_{ON/OFF} = 2$ V, $C_{IN} = 1$ μ F, $I_L = 1$ mA, $C_{OUT} = 4.7$ μ F (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A	MIN	TYP	MAX	UNIT
ΔV_{OUT}	Output voltage tolerance	$I_L = 1$ mA	25°C	-1.25	1.25	% V_{NOM}
			25°C	-2	2	
		$I_L = 1$ mA to 100 mA	-40°C to 125°C	-3.5	3.5	
$\Delta V_{OUT}/\Delta V_{IN}$	Output voltage line regulation	$V_{IN} = (V_{OUT(NOM)} + 1$ V) to 16 V	25°C	0.007	0.014	%V
			-40°C to 125°C		0.032	
$V_{IN} - V_{OUT}$	Dropout voltage ⁽¹⁾	$I_L = 0$	25°C	1	3	mV
			-40°C to 125°C		5	
		$I_L = 1$ mA	25°C	7	10	
			-40°C to 125°C		15	
		$I_L = 25$ mA	25°C	70	100	
			-40°C to 125°C		150	
		$I_L = 100$ mA	25°C	200	250	
			-40°C to 125°C		375	

- (1) Dropout voltage is defined as the input-to-output differential at which the output voltage drops 100 mV below the value measured with a 1-V differential. This dropout specification does not apply to the 1.8-V option, as the minimum $V_{IN} = 2.2$ V must be observed for proper biasing of LDO control circuitry.

Electrical Characteristics: LP2981-xx (continued)

at specified free-air temperature range, $V_{IN} = V_{OUT(NOM)} + 1\text{ V}$, $V_{ON/OFF} = 2\text{ V}$, $C_{IN} = 1\text{ }\mu\text{F}$, $I_L = 1\text{ mA}$, $C_{OUT} = 4.7\text{ }\mu\text{F}$
(unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A	MIN	TYP	MAX	UNIT
I_{GND}	$I_L = 0$	25°C		65	95	μA
		–40°C to 125°C			125	
	$I_L = 1\text{ mA}$	25°C		80	110	
		–40°C to 125°C			170	
	$I_L = 25\text{ mA}$	25°C		200	300	
		–40°C to 125°C			550	
	$I_L = 100\text{ mA}$	25°C		600	1000	
–40°C to 125°C				1700		
$V_{ON/OFF}$	$V_{ON/OFF} < 0.3\text{ V (OFF)}$	25°C		0.01	0.8	V
	$V_{ON/OFF} < 0.15\text{ V (OFF)}$	–40°C to 105°C		0.05	2	
		–40°C to 125°C				
$V_{ON/OFF}$	High = O/P ON	25°C		1.4		V
		–40°C to 125°C		1.6		
$V_{ON/OFF}$	Low = O/P OFF	25°C		0.5		V
		–40°C to 125°C			0.15	
$I_{ON/OFF}$	$V_{ON/OFF} = 0$	25°C		0.01		μA
		–40°C to 125°C			–1	
	$V_{ON/OFF} = 5\text{ V}$	25°C		5		
–40°C to 125°C				15		
$I_{OUT(PK)}$	Peak output current	$V_{OUT} \geq V_{OUT(NOM)} - 5\%$		400		mA
V_n	Output noise voltage (RMS)	BW = 300 Hz to 50 kHz, $C_{OUT} = 10\text{ }\mu\text{F}$		160		μV
$\Delta V_{OUT}/\Delta V_{IN}$	Ripple rejection	$f = 1\text{ kHz}$, $C_{OUT} = 10\text{ }\mu\text{F}$		63		dB
$I_{OUT(MAX)}$	Short-circuit current	$R_L = 0$ (steady state)		150		mA

(2) The ON/OFF input must be actively terminated. Connect to V_{IN} if this function is not used (see [Application and Implementation](#)).

6.6 Electrical Characteristics: LP2981A-xx

at specified free-air temperature range, $V_{IN} = V_{OUT(NOM)} + 1\text{ V}$, $V_{ON/OFF} = 2\text{ V}$, $C_{IN} = 1\text{ }\mu\text{F}$, $I_L = 1\text{ mA}$, $C_{OUT} = 4.7\text{ }\mu\text{F}$
(unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A	MIN	TYP	MAX	UNIT
ΔV_{OUT}	$I_L = 1\text{ mA}$	25°C	–0.75		0.75	% V_{NOM}
		25°C	–1		1	
	$I_L = 1\text{ mA to } 100\text{ mA}$	–40°C to 125°C	–2.5		2.5	
$\Delta V_{OUT}/\Delta V_{IN}$	Output voltage line regulation	$V_{IN} = (V_{OUT(NOM)} + 1\text{ V})$ to 16 V		0.007	0.014	% V
		–40°C to 125°C			0.032	
$V_{IN} - V_{OUT}$	$I_L = 0$	25°C		1	3	mV
		–40°C to 125°C			5	
	$I_L = 1\text{ mA}$	25°C		7	10	
		–40°C to 125°C			15	
	$I_L = 25\text{ mA}$	25°C		70	100	
		–40°C to 125°C			150	
$I_L = 100\text{ mA}$	25°C		200	250		
	–40°C to 125°C			375		

(1) Dropout voltage is defined as the input-to-output differential at which the output voltage drops 100 mV below the value measured with a 1-V differential. This dropout specification does not apply to the 1.8-V option, as the minimum $V_{IN} = 2.2\text{ V}$ must be observed for proper biasing of LDO control circuitry.

Electrical Characteristics: LP2981A-xx (continued)

at specified free-air temperature range, $V_{IN} = V_{OUT(NOM)} + 1\text{ V}$, $V_{ON/OFF} = 2\text{ V}$, $C_{IN} = 1\text{ }\mu\text{F}$, $I_L = 1\text{ mA}$, $C_{OUT} = 4.7\text{ }\mu\text{F}$
 (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A	MIN	TYP	MAX	UNIT
I_{GND}	$I_L = 0$	25°C		65	95	μA
		–40°C to 125°C			125	
	$I_L = 1\text{ mA}$	25°C		80	110	
		–40°C to 125°C			170	
	$I_L = 25\text{ mA}$	25°C		200	300	
		–40°C to 125°C			550	
	$I_L = 100\text{ mA}$	25°C		600	1000	
		–40°C to 125°C			1700	
$V_{ON/OFF}$	High = O/P ON	25°C		1.4		V
		–40°C to 125°C	1.6			
	Low = O/P OFF	25°C		0.5		
		–40°C to 125°C			0.15	
$I_{ON/OFF}$	$V_{ON/OFF} = 0$	25°C		0.01		μA
		–40°C to 125°C			–1	
	$V_{ON/OFF} = 5\text{ V}$	25°C		5		
		–40°C to 125°C			15	
$I_{OUT(PK)}$	Peak output current	$V_{OUT} \geq V_{OUT(NOM)} - 5\%$	25°C	150	400	mA
V_n	Output noise voltage (RMS)	BW = 300 Hz to 50 kHz, $C_{OUT} = 10\text{ }\mu\text{F}$	25°C		160	μV
$\Delta V_{OUT}/\Delta V_{IN}$	Ripple rejection	$f = 1\text{ kHz}$, $C_{OUT} = 10\text{ }\mu\text{F}$	25°C		63	dB
$I_{OUT(MAX)}$	Short-circuit current	$R_L = 0$ (steady state)	25°C		150	mA

(2) The ON/OFF input must be actively terminated. Connect to V_{IN} if this function is not used (see [Application and Implementation](#)).

6.7 Typical Characteristics

Unless otherwise specified: $T_A = 25^\circ\text{C}$, $V_{IN} = V_{O(NOM)} + 1\text{ V}$, $C_{OUT} = 10\text{ }\mu\text{F}$, $C_{IN} = 1\text{ }\mu\text{F}$ all voltage options, ON/OFF pin tied to V_{IN} .




Figure 1. Load Regulation - LP2981-33


7 Detailed Description

7.1 Overview

The LP2981 and LP2981A are 100-mA fixed-output, low-dropout regulator. Available in assorted output voltages from 2.5 V to 5 V, the device has an output tolerance of 0.75% for the A grade (1.25% for the non-A version). The low-drop voltage and the ultra-low quiescent current make them suitable for low noise, low-power applications and in battery-powered systems:

- Low dropout: A PNP pass element allows a typical dropout of 200 mV at 100-mA load current and 7 mV at 1-mA load.
- Low quiescent current: The use of a vertical PNP process allows for quiescent currents that are considerably lower than those associated with traditional lateral PNP regulators.
- Shutdown: A shutdown feature is available, allowing the regulator to consume only 0.01 μA when the ON/OFF pin is pulled low.
- Small packaging: For the most space-constrained needs, the regulator is available in the SOT-23 package.

7.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

7.3 Feature Description

7.3.1 Ultra-Low Dropout Voltage

The dropout voltage often refers to the voltage difference between the input and output voltage ($V_{DO} = V_{IN} - V_{OUT}$), where the main current pass-FET is fully on in the ohmic region of operation and is characterized by the classic $R_{DS(ON)}$ of the FET. V_{DO} indirectly specifies a minimum input voltage above the nominal programmed output voltage at which the output voltage is expected to remain within its accuracy boundary. The LP2981's pass-PNP allows a dropout of 200 mV at full load and 7 mV at 1 mA or lower loads. This allows for small voltage drop regulation and reduces the total power dissipation.

7.3.2 Low Ground Current

LP2981 uses a vertical PNP process which allows for quiescent currents that are considerably lower than those associated with traditional lateral PNP regulators, typically 600 μA at 100-mA load and 65 μA at 1-mA load.

Feature Description (continued)

7.3.3 Short-Circuit Protection (Current Limit)

The internal current-limit circuit is used to protect the LDO against high-load current faults or shorting events. The LDO is not designed to operate in a steady-state current limit. During a current-limit event, the LDO sources constant current. Therefore, the output voltage falls when load impedance decreases. If a current limit occurs and the resulting output voltage is low, excessive power may be dissipated across the LDO resulting in a thermal shutdown of the output. A foldback feature limits the short-circuit current to protect the regulator from damage under all load conditions. If V_{OUT} is forced below 0 V before ON/OFF goes high and the load current required exceeds the foldback current limit, the device may not start up correctly.

7.3.4 Capacitor Characteristics

7.3.4.1 Ceramic

Due to their very low ESR values, ceramic capacitors are not suitable for use as the output capacitor. For instance, a typical 2.2- μ F ceramic capacitor has an ESR in the range of 10 m Ω to 20 m Ω and, thus, easily can fall out of minimum ESR requirements under certain operating conditions.

If a ceramic capacitor is used at the output, a 1- Ω resistor must be placed in series with the capacitor to raise the ESR seen by the regulator.

7.3.4.2 Tantalum

Solid tantalum capacitors are optimal choices for the LP2981, but they still must meet the minimum ESR requirement. Note that the ESR of a tantalum capacitor increases as temperature drops, as much as doubling from 25°C to –40°C. Thus, ESR margins must be maintained over the temperature range to prevent regulator instability. For operation at very low temperatures, paralleling a tantalum capacitor with a ceramic one keeps the combined ESR from increasing near the upper limit of the ESR curve.

7.3.4.3 Aluminum

Aluminum capacitors can be used, but use with the LP2981 is impractical due to their large physical dimensions. They also must meet the ESR requirements over the full temperature range. In this regard, aluminium capacitors are at a big disadvantage due to their sharp ESR increase as temperature drops. For example, over a temperature drop from 20°C to –40°C, the ESR of an aluminum electrolytic capacitor can increase by a factor of 50. In addition, some of the electrolytes used in these capacitors can freeze at –25°C, making the capacitor nonoperational.

7.4 Device Functional Modes

7.4.1 ON/OFF Operation

The LP2981 allows for a shutdown mode through the $\overline{\text{ON/OFF}}$ pin. If the shutdown feature is not used, $\overline{\text{ON/OFF}}$ must be connected to the input to ensure that the regulator is on at all times. To drive $\overline{\text{ON/OFF}}$:

- A LOW (≤ 0.3 V) turns the regulator OFF; a HIGH (≥ 1.6 V) turns it ON.
 - Use either a totem-pole output or an open-collector output with a pullup resistor tied to V_{IN} (or another logic supply)
- The HIGH signal can exceed V_{IN} , but must not exceed the absolute maximum ratings of 20 V for the $\overline{\text{ON/OFF}}$ pin
- Apply a signal with a slew rate of ≥ 40 mV/ μs . A slow slew rate can cause the shutdown function to operate incorrectly

7.4.2 Reverse Input-Output Voltage

An inherent diode is present across the PNP pass element of the LP2981.





Figure 2. Internal PNP Diode Structure

With the anode connected to the output, this diode is reverse-biased during normal operation, because the input voltage is higher than the output. However, if the output is pulled one V_{BE} higher than the input, or if the input is abruptly stepped below the output, this diode is forward-biased and can cause a parasitic silicon-controlled rectifier (SCR) to latch, resulting in current flowing from the output to the input (values in excess of 100 mA can cause damage). Thus, to prevent possible damage to the regulator in any application where the output may be pulled above the input, an external Schottky diode must be connected between the output and input. With the anode on output, this Schottky limits the reverse voltage across the output and input pins to approximately 0.3 V, preventing the regulator's internal diode from forward biasing.



Copyright © 2016, Texas Instruments Incorporated

Figure 3. Internal PNP Diode Bypass

8 Application and Implementation


NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The LP2981 is a linear voltage regulator operating from 2.1 V to 16 V on the input and regulates voltages between 2.5 V to 5 V with 0.75% accuracy and 100-mA maximum output current. Efficiency is defined by the ratio of output voltage to input voltage because the LP2981 is a linear voltage regulator. To achieve high efficiency, the dropout voltage ($V_{IN} - V_{OUT}$) must be as small as possible, thus requiring a very-low-dropout LDO. Successfully implementing an LDO in an application depends on the application requirements. If the requirements are simply input voltage and output voltage, compliance specifications (such as internal power dissipation or stability) must be verified to ensure a solid design. If timing, start-up, noise, power supply rejection ratio (PSRR), or any other transient specification is required, then the design becomes more challenging.

8.2 Typical Application



Copyright © 2016, Texas Instruments Incorporated

- A. Minimum C_{OUT} value for stability (can be increased without limit for improved stability and transient response)
- B. $\overline{ON/OFF}$ must be actively terminated. Connect to V_{IN} if shutdown feature is not used.
- C. Pin 4 (NC) must be left open. Do not connect anything to this pin.

Figure 4. LP2981 Typical Application

8.2.1 Design Requirements

Table 1 lists the parameters for this application.

Table 1. Design Parameters

PARAMETER	DESIGN REQUIREMENT
Input voltage	5 V \pm 10%, provided by an external regulator
Output voltage	3.3 V \pm 5%
Output current	100 mA (maximum), 1 mA (minimum)
RMS noise, 300 Hz to 50kHz	< 1 mV _{RMS}
PSRR at 1kHz	> 40 dB

8.2.2 Detailed Design Procedure

8.2.2.1 External Capacitors

Like any low-dropout regulator, the external capacitors used with the LP2981 must be carefully selected to assure regulator loop stability.

8.2.2.1.1 Input Capacitor (C_{in})

A minimum value of 1 μF (over the entire operating temperature range) is required at the input of the LP2981. In addition, this input capacitor must be placed within 1 cm of the input pin and connected to a clean analog ground. There is no Equivalent Series Resistance (ESR) requirement for this capacitor, and the capacitance can be increased without limit. A good-quality ceramic or tantalum capacitor can be used.


8.2.2.1.2 Output Capacitor (C_{out})

As a PNP regulator, the LP2981 requires the output capacitor to meet both a minimum capacitance and ESR value. Required ESR values as a function of load current are provided for various output voltages, load currents, and capacitances (see Figure 5 through Figure 8).

- Minimum C_{out} : 3.3 μF (can be increased without limit to improve transient response stability margin)
- ESR range: see Figure 5 through Figure 8

It is critical that both the minimum capacitance and ESR requirement be met over the entire operating temperature range. Depending on the type of capacitor used, both of these parameters can vary significantly with temperature (see [Capacitor Characteristics](#)).

8.2.3 Application Curves



9 Power Supply Recommendations

The LP2981 is designed to operate from an input voltage supply range between 2.2 V and 16 V. The input voltage range provides adequate headroom for the device to have a regulated output. This input supply must be well regulated. If the input supply is noisy, additional input capacitors with low ESR can help improve the output noise performance.

10 Layout

10.1 Layout Guidelines

For best overall performance, place all circuit components on the same side of the printed-circuit board and as near as practical to the respective LDO pin connections. Place ground return connections to the input and output capacitors, and to the LDO ground pin as close to each other as possible, connected by a wide, component-side, copper surface. The use of vias and long traces to create LDO circuit connections is strongly discouraged and negatively affects system performance. This grounding and layout scheme minimizes inductive parasitics, and thereby reduces load-current transients, minimizes noise, and increases circuit stability. A ground reference plane is also recommended and is either embedded in the PCB itself or located on the bottom side of the PCB opposite the components. This reference plane serves to assure accuracy of the output voltage, shield noise, and behaves similar to a thermal plane to spread (or sink) heat from the LDO device. In most applications, this ground plane is necessary to meet thermal requirements.

10.2 Layout Example




Figure 9. Recommended Layout

11 Device and Documentation Support

11.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 2. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
LP2981-28	Click here	Click here	Click here	Click here	Click here
LP2981-29	Click here	Click here	Click here	Click here	Click here
LP2981-30	Click here	Click here	Click here	Click here	Click here
LP2981-33	Click here	Click here	Click here	Click here	Click here
LP2981-33	Click here	Click here	Click here	Click here	Click here
LP2981-50	Click here	Click here	Click here	Click here	Click here
LP2981A-28	Click here	Click here	Click here	Click here	Click here
LP2981A-29	Click here	Click here	Click here	Click here	Click here
LP2981A-30	Click here	Click here	Click here	Click here	Click here
LP2981A-33	Click here	Click here	Click here	Click here	Click here
LP2981A-50	Click here	Click here	Click here	Click here	Click here

11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.4 Trademarks

E2E is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.

11.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.6 Glossary

SLYZ022 — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LP2981-28DBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU CU SN	Level-1-260C-UNLIM	-40 to 125	(LP5G ~ LP5L)	Samples
LP2981-28DBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU CU SN	Level-1-260C-UNLIM	-40 to 125	(LP5G ~ LP5L)	Samples
LP2981-28DBVTG4	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LP5G	Samples
LP2981-29DBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	(LP3G ~ LP3L)	Samples
LP2981-30DBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU CU SN	Level-1-260C-UNLIM	-40 to 125	(LP7G ~ LP7L)	Samples
LP2981-30DBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU CU SN	Level-1-260C-UNLIM	-40 to 125	(LP7G ~ LP7L)	Samples
LP2981-33DBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU CU SN	Level-1-260C-UNLIM	-40 to 125	(LPBG ~ LPBL)	Samples
LP2981-33DBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU CU SN	Level-1-260C-UNLIM	-40 to 125	(LPBG ~ LPBL)	Samples
LP2981-33DBVTE4	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LPBG	Samples
LP2981-33DBVTG4	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LPBG	Samples
LP2981-50DBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	(LPDG ~ LPDL)	Samples
LP2981-50DBVRG4	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	(LPDG ~ LPDL)	Samples
LP2981-50DBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	(LPDG ~ LPDL)	Samples
LP2981-50DBVTG4	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	(LPDG ~ LPDL)	Samples
LP2981A-28DBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU CU SN	Level-1-260C-UNLIM	-40 to 125	(LP6G ~ LP6L)	Samples
LP2981A-28DBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU CU SN	Level-1-260C-UNLIM	-40 to 125	(LP6G ~ LP6L)	Samples
LP2981A-29DBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	(LRBG ~ LRBL)	Samples

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LP2981A-29DBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	(LRBG ~ LRBL)	Samples
LP2981A-30DBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU CU SN	Level-1-260C-UNLIM	-40 to 125	(LP8G ~ LP8L)	Samples
LP2981A-30DBVRG4	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LP8G	Samples
LP2981A-30DBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU CU SN	Level-1-260C-UNLIM	-40 to 125	(LP8G ~ LP8L)	Samples
LP2981A-30DBVTG4	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LP8G	Samples
LP2981A-33DBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU CU SN	Level-1-260C-UNLIM	-40 to 125	(LPCG ~ LPCL)	Samples
LP2981A-33DBVRG4	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LPCG	Samples
LP2981A-33DBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU CU SN	Level-1-260C-UNLIM	-40 to 125	(LPCG ~ LPCL)	Samples
LP2981A-33DBVTE4	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LPCG	Samples
LP2981A-33DBVTG4	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LPCG	Samples
LP2981A-50DBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	(LPEG ~ LPEL)	Samples
LP2981A-50DBVRG4	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	(LPEG ~ LPEL)	Samples
LP2981A-50DBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	(LPEG ~ LPEL)	Samples
LP2981A-50DBVTG4	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	(LPEG ~ LPEL)	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LP2981-28DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
LP2981-28DBVTG4	SOT-23	DBV	5	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
LP2981-30DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
LP2981-33DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
LP2981-33DBVTG4	SOT-23	DBV	5	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
LP2981A-28DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
LP2981A-30DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
LP2981A-30DBVRG4	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
LP2981A-30DBVTG4	SOT-23	DBV	5	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
LP2981A-33DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
LP2981A-33DBVRG4	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
LP2981A-33DBVT	SOT-23	DBV	5	250	180.0	9.2	3.17	3.23	1.37	4.0	8.0	Q3
LP2981A-33DBVTG4	SOT-23	DBV	5	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LP2981-28DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
LP2981-28DBVTG4	SOT-23	DBV	5	250	180.0	180.0	18.0
LP2981-30DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
LP2981-33DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
LP2981-33DBVTG4	SOT-23	DBV	5	250	180.0	180.0	18.0
LP2981A-28DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
LP2981A-30DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
LP2981A-30DBVRG4	SOT-23	DBV	5	3000	180.0	180.0	18.0
LP2981A-30DBVTG4	SOT-23	DBV	5	250	180.0	180.0	18.0
LP2981A-33DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
LP2981A-33DBVRG4	SOT-23	DBV	5	3000	180.0	180.0	18.0
LP2981A-33DBVT	SOT-23	DBV	5	250	205.0	200.0	33.0
LP2981A-33DBVTG4	SOT-23	DBV	5	250	180.0	180.0	18.0

DBV (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE



4073253-4/N 12/14

- NOTES:
- All linear dimensions are in millimeters.
 - This drawing is subject to change without notice.
 - Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
 - Falls within JEDEC MO-178 Variation AA.

DBV (R-PDSO-G5)

PLASTIC SMALL OUTLINE



- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
 - D. Publication IPC-7351 is recommended for alternate designs.
 - E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.

IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (<http://www.ti.com/sc/docs/stdterms.htm>) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.