

M54992P/FP**Bi-CMOS 24-BIT SERIAL-INPUT LATCHED DRIVER****DESCRIPTION**

The M54992 is a semiconductor integrated circuit consisting of 24 stages of CMOS shift registers and latches with serial inputs and serial or parallel outputs. It is based on Bi-CMOS process technology, and has 24 bipolar drivers at the parallel outputs.

FEATURES

- Serial input and serial or parallel output
- Serial output enables cascade connection
- Built-in latch for each stage
- Enable input provides output control
- Low supply current (standby current $I_{CC} \leq 1\text{mA}$)
- Serial I/O level is compatible with typical CMOS devices
- Driver features: High withstand voltage ($BV_{CEO} \geq 30\text{V}$)
Capable of large drive currents ($I_{O(max)} = 100\text{mA}$)
- Wide operating temperature range $T_a = -10 - +75^\circ\text{C}$

APPLICATION

Dot drivers of thermal printer heads, serial/parallel conversion.
Drivers for relays and solenoids.

FUNCTION

The M54992 consists of 24 stages of D-type flip flops connected to 24 latches.

Data is input to serial input S-IN, and clock pulses are input to clock input T. When the clock changes from low to high, the input data enters the first shift register and data already in the shift registers is shifted sequentially.

The serial output S-OUT is used to connect multiple M54992 to expand the number of parallel outputs. S-OUT is connected to S-IN of the next stage.


For parallel output. When the clock pulse changes from low to high, latch input (LATCH) is high and output enable input ($\overline{\text{EN}}$) is low the serial input data at S-IN appears at output $\overline{\text{O}}_1$ and the other data already present is shifted sequentially to outputs $\overline{\text{O}}_2$ through $\overline{\text{O}}_{24}$.

The parallel outputs are inverted.


When the latch input is held low, the latch retains the stored data. When the $\overline{\text{EN}}$ input is high, outputs $\overline{\text{O}}_1$ through $\overline{\text{O}}_{24}$ all turn off. As the internal logic is unstable when the power is turned on, the $\overline{\text{EN}}$ input should be kept high (setting outputs $\overline{\text{O}}_1$ through $\overline{\text{O}}_{24}$ off) until input data is set and the internal logic is initialized.

L-GND is the GND of CMOS logic circuit and P-GND is the GND of output driver circuits $\overline{\text{O}}_1$ through $\overline{\text{O}}_{24}$ which employ bipolar transistors capable of large drive currents.

An output load prevention circuit is built in this IC to prevent misoperation at power ON/OFF. Therefore, when V_{CC} falls short of the fixed level, all outputs ($\overline{\text{O}}_1 - \overline{\text{O}}_{24}$) are compulsorily set to the OFF state.

PIN CONFIGURATION (TOP VIEW)

Outline 36P4E




Outline 36P2R-A

NC: no connection

M54992P/FP

Bi-CMOS 24-BIT SERIAL-INPUT LATCHED DRIVER

BLOCK DIAGRAM



TRUTH TABLE

Input				Output	
S-IN	T	LATCH	EN	O1-O24	S-OUT
L	IN	L	L	t-1	L
L	IN	H	L	L	L
H	IN	L	L	t-1	H
H	IN	H	L	H	H
H	IN	H	H	L	H

T: IN means to input following signal



L : low level





H : high level

t-1 : previous state

H output : OFF state

L output : ON state

INPUT/OUTPUT CIRCUIT DIAGRAM

1 Inputs with pullup resistor ($\overline{EN}$, LATCH) 	2 Inputs with pulldown resistor (T, S-IN) 
3 Serial output (M54992FP) (S-OUT) 	4 Parallel outputs ($\overline{O1} - \overline{O24}$) 

M54992P/FP

Bi-CMOS 24-BIT SERIAL-INPUT LATCHED DRIVER

ABSOLUTE MAXIMUM RATINGS (Ta=-10 to 75°C, unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
V _{cc}	Supply voltage		-0.5 – 8	V
V _i	Input voltage		-0.5 – V _{cc} +0.5	V
V _o	Output voltage	S-OUT O ₁ – O ₂₄ : OFF	-0.5 – V _{cc} +0.5	V
I _o	Output current		-0.5 – 30	V
			120	mA
P _d	Power dissipation	Ta=25°C Mounted on a board	2.0	W
			1.9	W
T _{opr}	Operating temperature		-10 – 75	°C
T _{stg}	Storage temperature		-55 – 125	°C

RECOMMENDED OPERATING CONDITION (Ta=-10 to 75°C, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
V _{cc}	Supply voltage		4	5	6	V
V _o	Output apply voltage	O ₁ – O ₂₄ : OFF			30	V
I _o	Output current (per circuit)	O ₁ – O ₂₄ : ON Duty cycle : 50% or below			100	mA

ELECTRICAL CHARACTERISTICS (Ta=25°C, V_{cc}=5V, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
V _{IH}	High-level input voltage	Ta=-10 – 75°C, V _{cc} =4 – 6V	0.7V _{cc}		V _{cc}	V
V _{IL}	Low-level input voltage		0		0.3V _{cc}	V
I _{IH}	High-level input current	T _i , S-IN	—		25	μA
I _{IL}	Low-level input current	EN, LATCH	—		-25	μA
V _{OH}	High-level output voltage	I _o ≤1μA M54992FP (S-OUT)	4.9		—	V
V _{OL}	Low-level output voltage		—		0.1	V
I _{OH}	High-level output current		-100		—	μA
I _{OL}	Low-level output current		400		—	μA
V _{OL1}	Low-level output voltage	I _{OL} =100mA	—		0.55	V
V _{OL2}		I _{OL} =80mA	—		0.4	V
I _{OLK}	Output leak current	V _o =30V(output: OFF)	—		50	μA
I _{CC1}	Supply current	Input: open All driver outputs are OFF.	—		1	mA
I _{CC2}		One driver output is ON.	—	3.5	5.0	mA
V _{T+}	Misoperation prevention supply voltage.		2.9	3.4	3.9	V
V _{T-}			2.6	3.1	3.6	V


TIMING REQUIREMENTS (Ta=-10 to 75°C, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
f _(T)	Clock frequency	Input duty cycle: 45 – 55%			4	MHz
t _{w(T)}	Clock pulse width		100			ns
t _{w(L)}	Latch pulse width		100			ns
t _{su}	Data setup time		50			ns
t _h	Data hold time		20			ns
t _{d(T-L)}	Clock-latch time		400			ns
t _{r(T)}	Clock pulse rise time				500	ns
t _{f(T)}	Clock pulse fall time				500	ns

M54992P/FP

Bi-CMOS 24-BIT SERIAL-INPUT LATCHED DRIVER

TIMING CHART




SWITCHING CHARACTERISTICS (Ta=25°C, Vcc=5V, unless otherwise noted)

Symbol	Parameter	Test conditions		Limits			Unit
				Min.	Typ.	Max.	
t_{PLH}	Low-to-high-level output propagation time From input T to output S-OUT	$V_{IH}=5V$ $V_{IL}=0V$	M54992FP			0.2	μs
t_{PHL}	High-to-low-level output propagation time From input T to output S-OUT					0.2	μs
t_{PLH}	Low-to-high-level output propagation time From input T to output $\overline{ON}$	$R_L(S-OUT)=\infty$ $R_L(\overline{ON})=100\Omega$ (N=1–24) $C_L=15pF$				10	μs
t_{PHL}	High-to-low-level output propagation time From input T to output $\overline{ON}$					5	μs
t_{PLH}	Low-to-high-level output propagation time From input $\overline{EN}$ to output $\overline{ON}$					10	μs
t_{PHL}	High-to-low level output propagation time From input $\overline{EN}$ to output $\overline{ON}$					5	μs

M54992P/FP


Bi-CMOS 24-BIT SERIAL-INPUT LATCHED DRIVER

TEST CIRCUIT



- The input waveform: $t_r \leq 20\text{ns}$, $t_f \leq 20\text{ns}$
- The capacitance C_L includes the wiring stray capacitance and probe input capacitance.

TIMING CHART



M54992P/FP**Bi-CMOS 24-BIT SERIAL-INPUT LATCHED DRIVER****TYPICAL CHARACTERISTICS** ($V_{CC}=5V$, unless otherwise noted)