

## Synchronous Buck PWM Controller

#### **Features**

- Single 12V Power Supply Required
- · 0.8V Reference with 1% Accuracy
- · Shutdown and Soft-Start Function
- · 300kHz Fixed Switching Frequency
- Voltage Mode PWM Control Design
- Up to 100% Duty Cycle
- Under-Voltage Protection
- · Over-Current Protection
- · SOP-14 Package
- Lead Free and Green Devices Available (RoHS Compliant)

## **Applications**

Graphic Cards


## **General Description**

The APW7074 is a voltage mode synchronous PWM controller with fixed 300kHz switching frequency, which drivers dual N-channel MOSFETs. The device integrates the controlling, monitoring, and protecting functions into a single package, which provides a controlled power output with under-voltage and over-current protections.

The APW7074 provides excellent regulation for output load variation. The internal 0.8V temperature-compensated reference voltage is designed for the requirements of low output voltage applications.

The APW7074 has excellent protection functions: POR, OCP, and UVP. The Power-On-Reset (POR) circuit can monitor the VCC, EN, and OCSET voltage to make sure the supply voltage exceeds their threshold voltage while the controller is running. The Over-Current Protection (OCP) monitors the output current by using the voltage drop across the upper and lower MOSFET's  $R_{DS}$  (ON). When the output current reaches the trip point, the controller will run the soft-start function until the fault events are removed. The Under-Voltage Protection (UVP) monitors the voltage at FB pin ( $V_{FB}$ ) for short-circuit protection when the  $V_{FB}$  is less 50%  $V_{REF}$ , the controller will shutdown the IC directly.


## **Pin Configuration**



ANPEC reserves the right to make changes to improve reliability or manufacturability without notice, and advise customers to obtain the latest version of relevant information to verify before placing orders.



## **Ordering and Marking Information**



Note: ANPEC lead-free products contain molding compounds/die attach materials and 100% matte tin plate termination finish; which are fully compliant with RoHS. ANPEC lead-free products meet or exceed the lead-free requirements of IPC/JEDEC J-STD-020C for MSL classification at lead-free peak reflow temperature. ANPEC defines "Green" to mean lead-free (RoHS compliant) and halogen free (Br or Cl does not exceed 900ppm by weight in homogeneous material and total of Br and Cl does not exceed 1500ppm by weight).

## Absolute Maximum Ratings

Symbol	F	Parameter	Rating	Unit
VCC, PVCC	VCC, PVCC to GND		-0.3 to +16	V
BOOT	BOOT to PHASE		-0.3 to +16	V
UGATE	UGATE to PHASE	<400ns pulse width >400ns pulse width	-5 to BOOT+5 -0.3 to BOOT +0.3	V
LGATE	LGATE to PGND	<400ns pulse width >400ns pulse width	-5 to PVCC+5 -0.3 to BOOT +0.3	V
PHASE	PHASE to GND	<400ns pulse width >400ns pulse width	-10 to +30 -0.3 to 16	V
OCSET	OCSET to GND		VCC+0.3	V
FB, COMP	FB, COMP to GND		-0.3 to 7	V
PGND	PGND to GND		-0.3 to +0.3	V
TJ	Junction Temperature Range	e	-20 to +150	°C
T <sub>STG</sub>	Storage Temperature		-65 ~ 150	°C
$T_{SDR}$	Maximum Lead Soldering Te	emperature, 10 Seconds	260	°C

Note 1: Absolute Maximum Ratings are those values beyond which the life of a device may be impaired. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



## **Recommended Operating Conditions**

Symbol	Parameter	Rating	Unit
VCC, PVCC	IC Supply Voltage	10.8 to 13.2	V
V <sub>IN</sub>	Converter Input Voltage	2.2 to 13.2	V
V <sub>OUT</sub>	Converter Output Voltage	0.8 to 5	V
I <sub>OUT</sub>	Converter Output Current	0 to 25	Α
T <sub>A</sub>	Ambient Temperature Range	-20 to 70	°C
TJ	Junction Temperature Range	-20 to 125	°C

## **Electrical Characteristics**

Unless otherwise specified, these specifications apply over  $V_{cc}$ =12V, and  $T_{A}$  =-20~70°C. Typical values are at  $T_{A}$ =25°C.

Donomoton	Test Conditions		APW707	APW7074		
Parameter	lest Conditions	Min.	Тур.	Max.	Unit	
PPLY CURRENT	•					
VCC Supply Current (Shutdown Mode)	UGATE, LGATE and EN = GND	-	0.8	1.6	mA	
VCC Supply Current	UGATE and LGATE Open	-	5	10	mA	
N-RESET						
Rising VCC Threshold		9	9.5	10.0	V	
Falling VCC Threshold		7.5	8	8.5	V	
Rising V <sub>OCSET</sub> Threshold		-	1.3	-	V	
VOCSET Hysteresis Voltage		-	0.1	-	V	
Rising EN threshold Voltage		-	1.3	-	٧	
EN Hysteresis Voltage		-	0.1	-	V	
OR						
Oscillator Frequency		255	300	345	kHz	
Ramp Amplitude	(nominal 1.35V to 2.95V) (Note2)	-	1.6	-	V	
Duty Cycle Range		0	=.	100	%	
CE						
Reference Voltage		-	0.80	-	V	
Reference Voltage Tolerance		-1	-	+1	%	
	VCC Supply Current (Shutdown Mode)  VCC Supply Current  N-RESET  Rising VCC Threshold Falling VCC Threshold  Rising Vocset Threshold  VOCSET Hysteresis Voltage  Rising EN threshold Voltage  EN Hysteresis Voltage  OR  Oscillator Frequency  Ramp Amplitude  Duty Cycle Range  CE  Reference Voltage	PPLY CURRENT  VCC Supply Current (Shutdown Mode)  VCC Supply Current  UGATE, LGATE and EN = GND  UGATE and LGATE Open  N-RESET  Rising VCC Threshold Falling VCC Threshold  Rising Vocset Threshold  VOCSET Hysteresis Voltage  Rising EN threshold Voltage  EN Hysteresis Voltage  OR  Oscillator Frequency  Ramp Amplitude  Duty Cycle Range  CE  Reference Voltage	Parameter	Parameter   Test Conditions   Min.   Typ.	Parameter	



# **Electrical Characteristics (Cont.)**


Unless otherwise specified, these specifications apply over  $V_{cc}$ =12V, and  $T_{A}$ =-20~70°C. Typical values are at  $T_{A}$ =25°C.

Symbol	Downston	Test Conditions	-	APW7074	4	Unit
Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Oiiii
PWM ER	ROR AMPLIFIER			,		
Gain	Open Loop Gain	$R_L = 10k, C_L = 10pF^{(Note2)}$	-	88	-	dB
GBWP	Open Loop Bandwidth	R <sub>L</sub> = 10k, C <sub>L</sub> = 10pF (Note2)	-	15	-	MHz
SR	Slew Rate	R <sub>L</sub> = 10k, C <sub>L</sub> = 10pF <sup>(Note2)</sup>	-	6	-	V/μs
	FB Input Current	V <sub>FB</sub> = 0.8V	-	0.1	1	μΑ
V <sub>COPM</sub>	COMP High Voltage		-	5.5	-	V
V <sub>COPM</sub>	COMP Low Voltage		_	0	-	V
I <sub>COMP</sub>	COMP Source Current	V <sub>COMP</sub> = 2V	-	5	-	mA
I <sub>COMP</sub>	COMP Sink Current	V <sub>COMP</sub> = 2V	_	5	-	mA
GATE DE	RIVERS		ļ		1	
I <sub>UGATE</sub>	Upper Gate Source Current	BOOT = 12V, V <sub>UGATE</sub> -V <sub>PHASE</sub> = 2V	-	2.6	-	Α
I <sub>UGATE</sub>	Upper Gate Sink Current	BOOT = 12V, V <sub>UGATE</sub> -V <sub>PHASE</sub> = 2V	-	1.05	-	Α
I <sub>LGATE</sub>	Lower Gate Source Current	PVCC = 12V, V <sub>LGATE</sub> = 2V	-	4.9	-	Α
I <sub>LGATE</sub>	Lower Gate Sink Current	PVCC = 12V, V <sub>LGATE</sub> = 2V	-	1.4	-	Α
R <sub>UGATE</sub>	Upper Gate Source Impedance	BOOT = 12V, I <sub>UGATE</sub> = 0.1A	-	2	3	Ω
R <sub>UGATE</sub>	Upper Gate Sink Impedance	BOOT = 12V, I <sub>UGATE</sub> = 0.1A	-	1.6	2.4	Ω
R <sub>LGATE</sub>	Lower Gate Source Impedance	PVCC = 12V, I <sub>LGATE</sub> = 0.1A	-	1.3	1.95	Ω
R <sub>LGATE</sub>	Lower Gate Sink Impedance	PVCC = 12V, I <sub>LGATE</sub> = 0.1A	-	1.25	1.88	Ω
T <sub>D</sub>	Dead Time		-	20	-	nS
PROTEC	TION	<u> </u>				
$UV_FB$	FB Under Voltage Level	Percent of V <sub>REF</sub>	45	50	55	%
I <sub>OCSET</sub>	OCSET Source Current (Hi-Side)	V <sub>OCSET</sub> = 11.5V	170	200	250	μА
V <sub>OCP</sub>	OCP Voltage (Low-Side)		270	290	310	mV
SOFT-ST	ART	,		,	ı	
I <sub>SS</sub>	Soft-Start Charge Current		8	10	12	μА
Note 2.C.	uaranteed by design.		I		1	

Note 2:Guaranteed by design.




## **Typical Application Circuit**





## **Block Diagram**





## **Function Pin Description**

#### VCC (Pin14)

Power supply input pin. Connect a nominal 12V power supply to this pin. This pin also has a power-on-reset function, which monitors the input voltage. It is recommended that a decoupling capacitor (1 to  $10\mu F$ ) be connected to GND for noise decoupling.

#### PVCC (Pin13)

This pin provides a supply voltage for the lower gate drive. Connect this pin to VCC pin in normal use.

#### BOOT (Pin10)

This pin provides the bootstrap voltage to the upper gate driver in order to drive the N-channel MOSFET.

### PHASE (Pin8)

This pin is the return path for the upper gate driver. Connect this pin to the upper MOSFET source. This pin is also used to monitor the voltage drop across the MOSFET for over-current protection.

### GND (Pin7)

This pin is the signal ground pin. Connect the GND pin to a good ground plane.

## PGND (Pin11)

This pin is the power ground pin for the lower gate driver. It should be tied to the GND pin on the board.

### COMP (Pin4)

This pin is the output of PWM error amplifier. It is used to set the compensation components.

### FB (Pin5)

This pin is the inverting input of the PWM error amplifier. It is used to set the output voltage and the compensation components. This pin is also monitored for undervoltage protection. If the FB voltage is under 50% of the reference voltage, the device will be shut down.

### **UGATE (Pin9)**

This pin is the gate driver for the upper MOSFET of PWM output.

#### LGATE (Pin12)

This pin is the gate driver for the lower MOSFET of PWM output.

#### SS (Pin3)

Connect a capacitor to GND and a  $10\mu A$  current source charges this capacitor to set the soft-start time.

### OCSET (Pin2)

This pin serves two functions: a shutdown control and the setting of over current limit threshold. Pulling this pin below 1.3V will shutdown the controller, forcing the UGATE and LGATE signals to be low.

A resistor (Rocset) connected between this pin and the drain of the high side MOSFET will determine the over current limit. An internal 200 $\mu$ A current source will flow through this resistor, creating a voltage drop, which will be compared with the voltage across the high side MOSFET. The threshold of the over current limit is therefore given by:


$$I_{PEAK} = \frac{I_{OCSET}(200uA) \times R_{OCSET}}{R_{DS(ON)}}$$

### EN (Pin6)

Pull this pin above 1.3V to enable the device and below 1.2V to disable the device. In shutdown, the SS is discharged and the UGATE and LGATE pins are held low. Note that don't leave this pin open.




## **Typical Operating Characteristics**




CH1: Vcc (5V/div) CH2: SS (2V/div) CH3: Vo (1V/div) Time: 10ms/div

#### **Power Off**




CH1: Vcc (5V/div) CH2: SS (2V/div) CH3: Vo (1V/div) Time: 2ms/div

## EN (EN=VCC)



CH1: EN (5V/div) CH2: SS (5V/div) CH3: Vo (1V/div) Time: 10ms/div

### Shutdown (EN=GND)




CH1: EN (5V/div) CH2: SS (5V/div) CH3: Vo (1V/div) Time: 10ms/div




## **Typical Operating Characteristics (Cont.)**

## **UGATE** Rising




CH1: Ug (20V/div) CH2: Lg (5V/div) CH3: Phase (10V/div) Time: 50ns/div

## **UGATEFalling**




CH1: Ug (20V/div) CH2: Lg (5V/div) CH3: Phase (10V/div) Time: 50ns/div

## **Load Transient Response**



CH1: Vo (500mV/div, AC) CH2:lo (5A/div) Time: 200us/div

## **Under Voltage Protection**




CH1: SS (5V/div) CH2: Io (5A/div) CH3: Vo (1V/div) CH4: Ug (10V/div) Time: 50us/div




## **Typical Operating Characteristics (Cont.)**

### **Over Current Protection**




CH1: SS (5V/div) CH2: IL (10A/div) CH3: Vo (1V/div) CH4:Ug (20V/div) Time: 10ms/div

## Short Test




CH1: SS (5V/div) CH2: IL (10A/div) CH3: Vo (1V/div) CH4:Ug (20V/div) Time: 10ms/div

## **Switching Frequency vs. Junction Temperature**




## Reference Voltage vs. Junction Temperature






## **Typical Operating Characteristics (Cont.)**


**UGATE Source Current vs. UGATE Voltage** 




**UGATE Sink Current vs. UGATE Voltage** 



**LGATE Source Current vs. LGATE Voltage** 



### **LGATE Sink Current vs. LGATE Voltage**





## **Function Description**

### Power-On-Reset (POR)

The Power-On-Reset (POR) function of APW7074 continually monitors the input supply voltage (VCC), the enable (EN) pin, and OCSET pin. The supply voltage (VCC) must exceed its rising POR threshold voltage. The voltage at OCSET pin is equal to  $V_{\rm IN}$  minus a fixed voltage drop (Vocset =  $V_{\rm IN}$ -  $V_{\rm ROCSET}$ ). EN pin can be pulled high with connecting a resistor to VCC. The POR function initiates soft-start operation after  $V_{\rm CC}$ , EN, and OCSET voltages exceed their POR thresholds. For operation with a single +12V power source,  $V_{\rm IN}$  and VCC are equivalent and the +12V power source must exceed the rising VCC threshold. The POR function inhibits operation at disabled status (EN pin low). With both input supplies above their POR thresholds, the device initiates a soft-start interval.

#### Soft-Start/EN

The SS/EN pins control the soft-start and enable or disable the controller. Connect a soft-start capacitor from SS pin to GND to set the soft-start interval. Figure1. shows the soft-start interval. When VCC reaches its Power-On-Reset threshold (9.5V), internal  $10\mu A$  current source starts to charge the capacitor. When the SS reaches the enabled threshold about 1.8V, the internal 0.8V reference starts to rise and follows the SS; the error amplifier output (COMP) suddenly raises to 1.35V, which is the valley of the triangle wave of the oscillator, leads the  $V_{\rm OUT}$  to start up. Until the SS reaches about 4.2V, the internal reference completes the soft-start interval and reaches to 0. 8V; then  $V_{\rm OUT}$  is in regulation. The SS still rises to 5.5V and then stops.

$$T_{Soft-Start} = t_2 - t_1 = \frac{C_{SS}}{I_{SS}} \cdot 2.4V$$

Where:

 $C_{ss}$  = external Soft-Start capacitor  $I_{ss}$  = Soft-Start current=10 $\mu$ A




Figure 1. Soft-Start Internal

#### **Over-Current Protection (monitor upper MOSFET)**

The APW7074 provides two manners to protect the converter from abnormal output load; one monitors the voltage across the upper MOSFET and uses the OCSET pin to set the over-current trip point, the other monitors the voltage across the lower MOSFET by comparing with an internal reference voltage (0.29V).

A resistor ( $R_{\text{OCSET}}$ ) connected between OCSET pin and the drain of the upper MOSFET will determine the over current limit. An internal 200 $\mu$ A current source will flow through this resistor, creating a voltage drop, which will be compared with the voltage across the upper MOSFET. When the voltage across the upper MOSFET exceeds the voltage drop across the  $R_{\text{OCSET}}$ , an over-current will be detected. The threshold of the over current limit is therefore given by:

$$I_{\text{LIMIT}} = \frac{I_{\text{OCSET}} \times R_{\text{OCSET}}}{R_{\text{DS(ON)}}}$$

The over-current never occurs in the normal operating load range; the variation of all parameters in the above equation should be determined.

- The MOSFET'  $R_{\rm DS(ON)}$  is varied by the temperature and the gate to source voltage, the user should determine the maximum  $R_{\rm DS(ON)}$  in manufacturer's datasheet.



## **Function Description (Cont.)**

## **Over-Current Protection (Cont.)**

- The minimum  $I_{\text{OCSET}}$  (170 $\mu A)$  and minimum  $R_{\text{OCSET}}$  should be used in the above equation.
- Note that the  $I_{\text{LIMIT}}$  is the current flow through the upper MOSFET;  $I_{\text{LIMIT}}$  must be greater than maximum output current add the half of inductor ripple current.

An over current condition will shut down the device and discharge the  $C_{\rm SS}$  with a 10 $\mu$ A sink current and then initiate the soft-start sequence. If the over current condition is not removed during the soft-start interval, the device will be shut down while the over current is detected and the SS still rises to 4V to complete its cycle. The soft-start function will be cycled until the over-current condition is removed. Both over-current protections have the same behavior while an over current condition is detected.

#### **Over-Current Protection (monitor lower MOSFET)**

The other over-current protection monitors the output current by using the voltage drop across the lower MOSFET's  $R_{\rm DS(ON)}$  and this voltage drop will be compared with the internal 0.29V reference voltage. If the voltage drop across the lower MOSFET's  $R_{\rm DS(ON)}$  is larger than 0.29V, an over-current condition is detected. The threshold of the over current limit is given by:

$$I_{LIMIT} = \frac{0.29V}{R_{DS(ON)}}$$

For the over-current is never occurred in the normal operating load range; the parameters  $R_{\text{DS(ON)}}$  and  $I_{\text{LIMIT}}$  in the above equation also have the same notices as the previous section.

### **Under Voltage Protection**

The FB pin is monitored during converter operation by their own Under Voltage (UV) comparator. If the FB voltage drops below 50% of the reference voltage (50% of 0. 8V = 0.4V), a fault signal is internally generated, and the device turns off both high-side and low-side MOSFET and the converter's output is latched to float.



## **Application Information**

### **Output Voltage Selection**

The output voltage can be programmed with a resistive divider. The use of 1% or better resistors for the resistive divider is recommended. The FB pin is the inverter input of the error amplifier, and the reference voltage is 0.8V. The output voltage is determined by:

$$V_{OUT} = 0.8 \times \left(1 + \frac{R_{OUT}}{R_{GND}}\right)$$

Where  $\rm R_{OUT}$  is the resistor connected from  $\rm V_{OUT}$  to FB and  $\rm R_{GND}$  is the resistor connected from FB to GND.

### **Output Inductor Selection**

The inductor value determines the inductor ripple current and affects the load transient response. Higher inductor value reduces the inductor's ripple current and induces lower output ripple voltage. The ripple current and the ripple voltage can be approximated by:

$$I_{RIPPLE} = \frac{V_{IN} - V_{OUT}}{F_{s} \times L} \times \frac{V_{OUT}}{V_{IN}}$$

$$\Delta V_{OLIT} = I_{RIPPLE} \times ESR$$

where  $F_s$  is the switching frequency of the regulator.

Although the increase of the inductor value and frequency reduces the ripple current and voltage, there is a tradeoff between the inductor's ripple current and the regulator load transient response time.

A smaller inductor will give the regulator a faster load transient response at the expense of higher ripple current. Increasing the switching frequency ( $F_{\rm S}$ ) also reduces the ripple current and voltage, but it will increase the switching loss of the MOSFET and the power dissipation of the converter. The maximum ripple current occurs at the maximum input voltage. A good starting point is to choose the ripple current to be approximately 30% of the maximum output current. Once the inductance value has been chosen, select an inductor that is capable of carrying the required peak current without going into saturation. In some types of inductors, especially those with ferrite core, the ripple current will increase abruptly when it saturates. This will result in a larger output ripple voltage.

#### **Output Capacitor Selection**

Higher capacitor value and lower ESR reduce the output ripple and the load transient drop. Therefore, selecting high performance low ESR capacitors is intended for switching regulator applications. In some applications, multiple capacitors have to be parallel to achieve the desired ESR value. A small decoupling capacitor in parallel for bypassing the noise is also recommended, and the voltage rating of the output capacitors also must be considered. If tantalum capacitors are used, make sure they are surge tested by the manufactures. If in doubt, consult the capacitors manufacturer.

#### **Input Capacitor Selection**

The input capacitor is chosen based on the voltage rating and the RMS current rating. For reliable operation, select the capacitor voltage rating to be at least 1.3 times higher than the maximum input voltage. The maximum RMS current rating requirement is approximately  $I_{\text{OUT}}/2$ , where  $I_{\text{OUT}}$  is the load current. During power up, the input capacitors have to handle large amount of surge current. If tantalum capacitors are used, make sure they are surge tested by the manufactures. If in doubt, consult the capacitors manufacturer. For high frequency decoupling, a ceramic capacitor  $1\mu\text{F}$  can connect between the drain of upper MOSFET and the source of lower MOSFET.

#### **MOSFET Selection**

The selection of the N-channel power MOSFETs are determined by the  $R_{\rm DS(ON)}$ , reverse transfer capacitance ( $C_{\rm RSS}$ ) and maximum output current requirement. There are two components of loss in the MOSFETs: conduction loss and transition loss. For the upper and lower MOSFET, the losses are approximately given by the following equations:

$$P_{\text{UPPER}} = I_{\text{OUT}}^{2} (1 + \text{TC}) (R_{\text{DS(ON)}}) D + (0.5) (I_{\text{OUT}}) (V_{\text{IN}}) (t_{\text{SW}}) F_{\text{S}}$$

$$P_{LOWER} = I_{OUT}^{2} (1 + TC)(R_{DS(ON)})(1-D)$$

Where  $I_{OUT}$  is the load current

TC is the temperature dependency of  $R_{DS(ON)}$ 

F<sub>s</sub> is the switching frequency

 $t_{\rm sw}$  is the switching interval

D is the duty cycle



## **Application Information (Cont.)**

#### **MOSFET Selection (Cont.)**

Note that both MOSFETs have conduction loss while the upper MOSFET include an additional transition loss. The switching internal,  $t_{\text{SW}}$ , is the function of the reverse transfer capacitance  $C_{\text{RSS}}.$  The (1+TC) term is to factor in the temperature dependency of the  $R_{\text{DS}(\text{ON})}$  and can be extracted from the " $R_{\text{DS}(\text{ON})}$  vs Temperature" curve of the power MOSFET.

#### **PWM Compensation**

The output LC filter of a step down converter introduces a double pole, which contributes to -40dB/decade gain slope and 180 degrees phase shift in the control loop. A compensation network among COMP, FB, and  $V_{\rm OUT}$  should be added. The compensation network is shown in Fig. 5. The output LC filter consists of the output inductor and output capacitors. The transfer function of the LC filter is given by:

GAIN LC = 
$$\frac{1 + s \times ESR \times C_{OUT}}{s^2 \times L \times C_{OUT} + s \times ESR \times C_{OUT} + 1}$$

The poles and zero of this transfer functions are:

$$\begin{aligned} & F_{LC} = \frac{1}{2 \times \pi \times \sqrt{L \times C_{OUT}}} \\ & F_{ESR} = \frac{1}{2 \times \pi \times ESR \times C_{OUT}} \end{aligned}$$

The  $F_{LC}$  is the double poles of the LC filter, and  $F_{ESR}$  is the zero introduced by the ESR of the output capacitor.




Figure 2. The Output LC Filter




Figure 3. The LC Filter GAIN and Frequency

The PWM modulator is shown in Figure 4. The input is the output of the error amplifier and the output is the PHASE node. The transfer function of the PWM modulator is given by:

GAIN <sub>PWM</sub> = 
$$\frac{V_{IN}}{\Delta V_{OSC}}$$




Figure 4. The PWM Modulator

The compensation network is shown in Figure 5. It provides a close loop transfer function with the highest zero crossover frequency and sufficient phase margin. The transfer function of error amplifier is given by:

$$\begin{split} & \text{GAIN}_{\text{AMP}} \ = \frac{V_{\text{COMP}}}{V_{\text{OUT}}} = \frac{\frac{1}{sC1} /\!\!/ \left( R2 + \frac{1}{sC2} \right)}{R1 /\!\!/ \left( R3 + \frac{1}{sC3} \right)} \\ & = \frac{R1 + R3}{R1 \times R3 \times C1} \times \frac{\left( s + \frac{1}{R2 \times C2} \right) \!\!\times \! \left( s + \frac{1}{\left( R1 + R3 \right) \!\!\times C3} \right)}{s \! \left( s + \frac{C1 + C2}{R2 \times C1 \!\!\times\! C2} \right) \!\!\times \! \left( s + \frac{1}{R3 \times C3} \right)} \end{split}$$



## **Application Information (Cont.)**

#### **PWM Compensation (Cont.)**

The poles and zeros of the transfer function are:

$$F_{Z1} = \frac{1}{2 \times \pi \times R2 \times C2}$$

$$F_{Z2} = \frac{1}{2 \times \pi \times (R1 + R3) \times C3}$$

$$F_{P1} = \frac{1}{2 \times \pi \times R2 \times \left(\frac{C1 \times C2}{C1 + C2}\right)}$$

$$F_{P2} = \frac{1}{2 \times \pi \times R3 \times C3}$$




Figure 5. Compensation Network

The closed loop gain of the converter can be written as:

Figure 6. shows the asymptotic plot of the closed loop converter gain, and the following guidelines will help to design the compensation network. Using the below guidelines should give a compensation similar to the curve plotted. A stable closed loop has a -20dB/ decade slope and a phase margin greater than 45 degree.

- 1. Choose a value for R1, usually between 1K and 5K.
- 2. Select the desired zero crossover frequency F<sub>o</sub>:

$$(1/5 \sim 1/10) X F_S > F_O > F_{ESR}$$

Use the following equation to calculate R2:

$$R2 = \frac{\Delta V_{OSC}}{V_{IN}} \times \frac{F_O}{F_{I,C}} \times R1$$

3.Place the first zero  $\rm F_{z1}$  before the output LC filter double pole frequency  $\rm F_{LC}.$ 

$$F_{z_1} = 0.75 \text{ X } F_{LC}$$

Calculate the C2 by the equation:

$$C2 = \frac{1}{2 \times \pi \times R2 \times F_{LC} \times 0.75}$$

4.Set the pole at the ESR zero frequency F<sub>ESR</sub>:

$$F_{P1} = F_{ESR}$$

Calculate the C1 by the equation:

$$C1 = \frac{C2}{2 \times \pi \times R2 \times C2 \times F_{ESR} - 1}$$

5.Set the second pole  $F_{P2}$  at the half of the switching frequency and also set the second zero  $F_{Z2}$  at the output LC filter double pole  $F_{LC}$ . The compensation gain should not exceed the error amplifier open loop gain, check the compensation gain at  $F_{P2}$  with the capabilities of the error amplifier.

$$F_{P2} = 0.5 \text{ X } F_{S}$$

$$F_{70} = F_{10}$$

Combine the two equations will get the following component calculations:

$$R3 = \frac{R1}{\frac{F_S}{2 \times F_{LC}} - 1}$$

$$C3 = \frac{1}{\pi \times R3 \times F_s}$$




Figure 6. Converter Gain and Frequency



## **Application Information (Cont.)**

#### **Layout Consideration**

In any high switching frequency converter, a correct layout is important to ensure proper operation of the regulator. With power devices switching at 300kHz,the resulting current transient will cause voltage spike across the interconnecting impedance and parasitic circuit elements. As an example, consider the turn-off transition of the PWM MOSFET. Before turn-off, the MOSFET is carrying a full load current. During turn-off, current stops flowing in the MOSFET and is free-wheeling by the lower MOSFET and parasitic diode. Any parasitic inductance of the circuit generates a large voltage spike during the switching interval. In general, using short and wide printed circuit traces should minimize interconnecting impedances and the magnitude of voltage spike. Also, signal and power grounds are to be kept separate till combined using ground plane construction or single point grounding. Figure 7. illustrates the layout, with bold lines indicating high current paths; these traces must be short and wide. Components along the bold lines should be placed closely together. Below is a checklist for your layout:

- Keep the switching nodes (UGATE, LGATE, and PHASE) away from sensitive small signal nodes since these nodes are fast moving signals. Therefore, keep traces to these nodes as short as possible.
- The traces from the gate drivers to the MOSFETs (UG and LG) should be short and wide.
- Place the source of the high-side MOSFET and the drain of the low-side MOSFET as close as possible. Minimizing the impedance with wide layout plane between the two pads reduces the voltage bounce of the node.
- Decoupling capacitor, compensation component, the resistor dividers, boot capacitors, and SS capacitors should be close their pins. (For example, place the decoupling ceramic capacitor near the drain of the high-side MOSFET as close as possible. The bulk capacitors are also placed near the drain).

- The input capacitor should be near the drain of the upper MOSFET; the output capacitor should be near the loads. The input capacitor GND should be close to the output capacitor GND and the lower MOSFET GND.
- The drain of the MOSFETs ( $V_{IN}$  and Phase nodes) should be a large plane for heat sinking.





Figure 7.Layout Guidelines



## **Package Information**

## SOP-14




Ş	SOP-14				
SYMBOL	MILLIM	ETERS	INC	HES	
P C	MIN.	MAX.	MIN.	MAX.	
Α		1.75		0.069	
A1	0.10	0.25	0.004	0.010	
A2	1.25		0.049		
b	0.31	0.51	0.012	0.020	
С	0.17	0.25	0.007	0.010	
D	8.55	8.75	0.337	0.344	
Е	5.80	6.20	0.228	0.244	
E1	3.80	4.00	0.150	0.157	
е	1.27	BSC	0.050 BSC		
h	0.25	0.50	0.010	0.020	
L	0.40	1.27	0.016	0.050	
θ	0°	8°	0°	8°	

Note: 1. Follow JEDEC MS-012 AB.

- 2. Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusion or gate burrs shall not exceed 6 mil per side.
- 3. Dimension "E" does not include inter-lead flash or protrusions. Inter-lead flash and protrusions shall not exceed 10 mil per side.



# **Carrier Tape & Reel Dimensions**



Application	Α	Н	T1	С	d	D	w	E1	F
	330.0 ±2.00	50 MIN.	16.4+2.00 -0.00	13.0+0.50 -0.20	1.5 MIN.	20.2 MIN.	16.0 <b>±</b> 0.30	1.75 <b>±</b> 0.10	7.50 <b>±</b> 0.10
SOP-14	P0	P1	P2	D0	D1	Т	A0	В0	K0
	4.0 <u>±</u> 0.10	8.0 <u>+</u> 0.10	2.0 <u>±</u> 0.10	1.5+0.10 -0.00	1.5 MIN.	0.6+0.00 -0.40	6.40 <u>+</u> 0.20	9.00 ±0.20	2.10 <b>±</b> 0.20

(mm)


## **Cover Tape Dimensions**

Package Type	Unit	Quantity
SOP-14	Tape & Reel	2500




## **Taping Direction Information**

SOP-14



## **Reflow Condition (IR/Convection or VPR Reflow)**



## **Reliability Test Program**

Test item	Method	Description
SOLDERABILITY	MIL-STD-883D-2003	245°C, 5 sec
HOLT	MIL-STD-883D-1005.7	1000 Hrs Bias @125°C
PCT	JESD-22-B, A102	168 Hrs, 100%RH, 121°C
TST	MIL-STD-883D-1011.9	-65°C~150°C, 200 Cycles
ESD	MIL-STD-883D-3015.7	VHBM > 2KV, VMM > 200V
Latch-Up	JESD 78	$10ms, 1_{tr} > 100mA$



## **Classification Reflow Profiles**

Profile Feature	Sn-Pb Eutectic Assembly	Pb-Free Assembly
Average ramp-up rate $(T_L \text{ to } T_P)$	3°C/second max.	3°C/second max.
Preheat - Temperature Min (Tsmin) - Temperature Max (Tsmax) - Time (min to max) (ts)	100°C 150°C 60-120 seconds	150°C 200°C 60-180 seconds
Time maintained above: - Temperature (T <sub>L</sub> ) - Time (t <sub>L</sub> )	183°C 60-150 seconds	217°C 60-150 seconds
Peak/Classification Temperature (Tp)	See table 1	See table 2
Time within 5°C of actual Peak Temperature (tp)	10-30 seconds	20-40 seconds
Ramp-down Rate	6°C/second max.	6°C/second max.
Time 25°C to Peak Temperature	6 minutes max.	8 minutes max.

Notes: All temperatures refer to topside of the package. Measured on the body surface.

Table 1. SnPb Eutectic Process – Package Peak Reflow Temperatures

Package Thickness	Volume mm <sup>3</sup>	Volume mm³ ³350
<2.5 mm	240 +0/-5°C	225 +0/-5°C
≥2.5 mm	225 +0/-5°C	225 +0/-5°C

Table 2. Pb-free Process – Package Classification Reflow Temperatures

Package Thickness	Volume mm <sup>3</sup> <350	Volume mm <sup>3</sup> 350-2000	Volume mm³ >2000
<1.6 mm	260 +0°C*	260 +0°C*	260 +0°C*
1.6 mm – 2.5 mm	260 +0°C*	250 +0°C*	245 +0°C*
≥2.5 mm	250 +0°C*	245 +0°C*	245 +0°C*

<sup>\*</sup>Tolerance: The device manufacturer/supplier **shall** assure process compatibility up to and including the stated classification temperature (this means Peak reflow temperature +0°C. For example 260°C+0°C) at the rated MSL level.

### **Customer Service**

### **Anpec Electronics Corp.**

Head Office:

No.6, Dusing 1st Road, SBIP,

Hsin-Chu, Taiwan Tel: 886-3-5642000 Fax: 886-3-5642050

Taipei Branch:

2F, No. 11, Lane 218, Sec 2 Jhongsing Rd., Sindian City, Taipei County 23146, Taiwan

Tel: 886-2-2910-3838 Fax: 886-2-2917-3838