UCC24624 Dual-Channel Synchronous Rectifier Controller for LLC Resonant Converters

1 Features

- 230-V Secondary-Side Dual-Channel Synchronous Rectifier (SR) Controller Optimized for LLC Resonant Converters
- Fast Turn-Off Delay to Support Up to 700-kHz Switching Frequency
- Proportional Gate Drive to Extend the SR Conduction Time
- Adjustable Turn-Off Threshold for Minimum Body Diode Conduction
- Low Standby Current of 175 µA with Automatic Standby Mode Detection
- Wide 5-V to 26-V VDD Operation Range with Internal Clamp
- Two-Channel Interlock to Prevent Shoot-Through
- Integrated 1.5-A Source and 4-A Sink Capability Gate Driver for N-Channel MOSFETs
- SOIC-8 Package

2 Applications

- Desktop PC, AIO PC, ATX and Server Power
- AC-DC Adaptors
- LCD and LED TVs
- Other AC-DC and Isolated DC-DC Power
- Create a Custom Design Using the UCC24624 With the WEBENCH® Power Designer

3 Description

The UCC24624 high-performance synchronous rectifier (SR) controller is dedicated for LLC resonant converters to replace the lossy diode output rectifiers with SR MOSFETs and improve the overall system efficiency. Two independent SR control channels are integrated into the single package to minimize the external components and allow for easy PCB layout.

The UCC24624 SR controller uses drain-to-source voltage sensing method to achieve on and off control of the SR MOSFET. Proportional gate drive is implemented to extend the SR conduction time, minimize the body diode conduction time and improve efficiency. To compensate for the offset voltage caused by the SR parasitic inductance, the UCC24624 implements an adjustable positive turn-off threshold to accommodate different SR MOSFET packages. UCC24624 has a built-in 450-ns minimum on-time blanking and a fixed 650-ns minimum off-time blanking to avoid SR false turn-on and -off. UCC24624 also integrates a two-channel interlock function that prevents the two SRs from being on at the same time.

With the built-in standby mode detection based on average switching frequency, UCC24624 enters the sleep mode automatically without using external components. The low standby mode current of 175 µA supports meeting modern no-load standby power requirements such as CoC, and DoE regulations.

With 1.5-A peak source and 4-A peak sink driving capability, UCC24624 is able to support LLC converters up to 1-kW.

With 230-V voltage-sensing pins and 26-V maximum VDD rating, it can be directly used in converters with output voltage up to 26 V. The internal clamp allows the controller to support 36-V output voltage easily by adding an external current limiting resistor on VDD.

UCC24624 can be used with the UCC25630x LLC and UCC28056 PFC controllers to achieve high efficiency while maintaining excellent light load and no-load performances.


Device Information(1)

PART NUMBER	PACKAGE	BODY SIZE (NOM)
UCC24624	SOIC (8)	3.91 mm × 4.90 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

ADVANCE INFORMATION

4 Typical Application Schematic



An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. ADVANCE INFORMATION for pre-production products; subject to change without notice.

ADVANCE INFORMATION

Table of Contents

1 Features ... 1
2 Applications ... 1
3 Description ... 1
4 Typical Application Schematic ... 1
5 Revision History ... 2
6 Pin Configuration and Functions ... 2
7 Specifications ... 3
7.1 Absolute Maximum Ratings ... 3
7.2 ESD Ratings ... 4
7.3 Recommended Operating Conditions ... 4
7.4 Thermal Information ... 4
7.5 Electrical Characteristics ... 5
7.6 Timing Requirements ... 6
7.7 Typical Characteristics ... 7
8 Detailed Description ... 8
8.1 Overview ... 8
8.2 Functional Block Diagram ... 9
8.3 Feature Description ... 10
8.4 Device Functional Modes ... 16
9 Application and Implementation ... 18
9.1 Application Information ... 18
9.2 Typical Application ... 18
10 Power Supply Recommendations ... 22
11 Layout ... 23
11.1 Layout Guidelines ... 23
11.2 Layout Example ... 23
12 Device and Documentation Support ... 25
12.1 Device Support ... 25
12.2 Receiving Notification of Documentation Updates 25
12.3 Community Resources ... 25
12.4 Trademarks ... 25
12.5 Electrostatic Discharge Caution ... 25
12.6 Glossary ... 25
13 Mechanical, Packaging, and Orderable Information ... 26


5 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES
July 2018	*	Advance Information release.

6 Pin Configuration and Functions

UCC24624
8-Pin SOIC
Top View



Pin Functions

PIN		I/O	DESCRIPTION
NAME	NO.		
PGND	2	-	PGND is the power return pin of the UCC24624. The IC bias current and high peak current from the gate drivers return to this pin. Short PCB trace and the good bypass capacitor are required to minimize the high slew rate current impacts to the IC operation. The PGND should be connected directly to SR MOSFETs source pins.
REG	3	O	REG is the internal linear regulator output and the device's internal bias pin. An internal linear regulator from VDD to REG generates a well regulated 11-V voltage. It is recommend to put a 2.2-μF bypass capacitor from REG pin to PGND pin.

Copyright © 2018, Texas Instruments Incorporated

Pin Functions (continued)

PIN		I/O	DESCRIPTION
NAME	NO.		
VDD	7	I	VDD is the internal linear regulator input. Connect this pin to the output voltage when the output voltage is less than 26 V. When the output voltage is higher than 26 V, add a series resistor between LLC output voltage and the VDD pin to limit the internal clamping circuit current.
VD1	4	I	VD1 is the channel 1 SR MOSFET drain voltage sensing input. Connect this pin to channel 1 SR MOSFET drain pin. The layout should avoid the VD1 pin trace sharing the power path to minimize the impacts of parasitic inductance.
VD2	6	I	VD2 is the channel 2 SR MOSFET drain voltage sensing input. Connect this pin to channel 2 SR MOSFET drain pin. The layout should avoid the VD2 pin trace sharing the power path to minimize the impacts of parasitic inductance.
VG1	1	O	VG1 is the controlled MOSFET gate drive for channel 1. Connect VG1 to the gate of the channel 1 SR MOSFET through a small series resistor using short PC board traces to achieve optimal switching performance. The VG1 output can achieve 1.5-A peak source current, and 4-A peak sink current when connected to a large N-channel power MOSFET.
VG2	8	O	VG2 is the controlled MOSFET gate drive for channel 2. Connect VG2 to the gate of the channel 2 MOSFET through a small series resistor using short PC board traces to achieve optimal switching performance. The VG2 output can achieve 1.5-A peak source current and 4-A peak sink current when connected to a large N-channel power MOSFET.
VSS	5	I	VSS is used to sense the voltage drop across SRs. Since both channels are sharing the same VSS pin to sense the MOSFET voltage, special attention is required. The layout should avoid the VSS pin trace sharing the power path to minimize the impacts of parasitic inductor. A resistor can be added between VSS pin and SR MOSFETs to adjust the SR turn off threshold if it is needed.

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
Input voltage(1)	VDD		28	V
	VD1, VD2	–0.7	230	V
	VD1, VD2 for I_{VD1}, I_{VD2} ≤ –10 mA	–1	230	V
Output voltage	VG1, VG2	–0.3	V_{REG}	V
	REG		13	V
Output current, peak	VG1 or VG2(2) pulsed, t_{PULSE} ≤ 4 ms, duty cycle ≤ 1%		±4	A
T_J	Junction temperature	–40	125	°C
T_{stg}	Storage temperature	–65	150	°C

(1) Stresses beyond those listed under *Absolute Maximum Rating* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Condition*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) In normal use, VG1 or VG2 is connected to the gate of a power MOSFET through a small resistor. When used this way, VG1 or VG2current is limited by the UCC24624 and no absolute maximum output current considerations are required. The series resistor shall beselected to minimize overshoot and ringing due to series inductance of the VG1 or VG2 output and power-MOSFET gate-drive loop.Continuous VG1 or VG2 current is subject to the maximum operating junction temperature limitation.

ADVANCE INFORMATION

Copyright © 2018, Texas Instruments Incorporated

7.2 ESD Ratings

				VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	All pins except 4 and 6	±2000	V
			Pins 4 and 6	±1500	V
		Charged device model (CDM), per JEDEC specificationJESD22-C101 (2)	All pins	±500	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V_{VDD}	Supply voltage	4.25		26	V
C_{VDD}	VDD bypass capacitor	0.1			µF
C_{REG}	REG pin bypass capacitor	2.2			µF
V_{VD1}, V_{VD2}	Voltage on sensing pins	–0.5		200	V
f_{SW}	Switching frequency			700	kHz

7.4 Thermal Information

THERMAL METRIC (1)		UCC24624 D (SOIC) 8 PINS	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	108.4	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	43.5	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	53.6	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	4.9	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	52.8	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

ADVANCE INFORMATION

Copyright © 2018, Texas Instruments Incorporated

7.5 Electrical Characteristics

At V_{VDD} = 12 VDC, C_{VG1} = C_{VG2} = 0 pF, C_{REG} = 2.2 µF, V_{VD1} = V_{VD2} = 0 V, –40°C ≤ T_J = T_A ≤ +125°C, all voltages are with respect to PGND, and currents are positive into and negative out of the specified terminal, unless otherwise noted. Typical values are at T_J = +25°C.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
BIAS SUPPLY						
$IVDD_{START}$	VDD current, REG under voltage	V_{VDD} = 4 V, V_{VD} = 0 V		150		µA
$IVDD_{RUN}$	VDD current, run	V_{VDD} = 12 V		1.1		mA
		V_{VDD} = 5 V		1.0		mA
$IVDD_{STBY}$	VDD current, standby mode	V_{VDD} = 12 V, 25℃		175		µA
		V_{VDD} = 12 V		175		µA
		V_{VDD} = 5 V, 25℃		170		µA
		V_{VDD} = 5 V		180		µA
VDD_{CLAMP}	VDD clamp voltage	I_{VDD} = 12 mA		27.5		V
UNDER VOLTAGE LOCKOUT (UVLO)						
$VREG_{ON}$	REG turnon threshold			4.5		V
$VREG_{OFF}$	REG turnoff threshold			4		V
$VREG_{HYST}$	REG UVLO hysteresis	$VREG_{HYST}$ = $VREG_{ON}$ – VRE_{GOFF}		0.5		V
MOSFET VOLTAGE SENSING						
V_{THVGON}	SR turn-on threshold	V_{VD1}, or V_{VD2} falling		-275		mV
$V_{THVGOFF}$	SR turn-off threshold	V_{VD1}, or V_{VD2} rising		10		mV
I_{VS_OFFSET}	VS pin bias current	VG1 high, VG2 low		330		µA
V_{THPGD_LO}	Low level regulation threshold			-55		mV
V_{THPGD_HI}	High level regulation threshold			-160		mV
V_{THARM}	SR turn-on re-arming threshold			500		mV
IVD_{BIAS}	Bias current on VD1 or VD2	V_{VD1} = V_{VD2} = -150 mV		0		µA
GATE DRIVER						
R_{VG_PU}	VG pullup resistance			5.8		Ω
R_{VG_PD}	VG pulldown resistance			0.9		Ω
VG_{HI}	VG high clamp level	I_{VG} = 0 mA		10.5		V
VG_{UV}	VG output low voltage, VDD low bias	V_{VDD} = 4 V, I_{VG} = 25 mA		20		mV
VG_{LO}	VG output low voltage	V_{VDD} = 12 V, I_{VG} = 100 mA		90		mV
IVG_{SOURCE}	VG maximum source current(1)			1.5		A
IVG_{SINK}	VG maximum sink current(1)			4		A
REG SUPPLY						
V_{REG}	REG pin regulation level			11		V
V_{REGLG}	Load regulation on REG	V_{VDD} = 15 V, I_{LOAD_REG} = 0 mA to 30 mA		0.025		V
V_{REGDO}	REG drop out on passthrough mode	V_{VDD} = 5 V, I_{LOAD_REG} = 0 mA to 10 mA		0.280		V
I_{REGSC}	REG short circuit current	V_{VDD} = 12 V, V_{REG} = 0 V		9.5		mA
I_{REGLIM}	REG current limit	V_{VDD} = 12 V, V_{REG} = 8 V		60		mA

(1) Ensured by design. Not production tested.

ADVANCE INFORMATION

7.6 Timing Requirements

At V_{VDD} = 12 VDC, C_{VG1} = C_{VG2} = 0 pF, C_{REG} = 2.2 µF, –40°C ≤ T_J = T_A ≤ +125°C, all voltages are with respect to PGND, and currents are positive into and negative out of the specified terminal, unless otherwise noted. Typical values are at T_J = +25°C.

PARAMETER		TEST CONDITIONS	MIN	NOM	MAX	UNIT
GATE DRIVER						
td_{VGON}	SR turn-on propagation delay, for both channels	V_{VD1}, V_{VD2} moves from 4.7 V to –0.5 V in 5 ns		160		ns
td_{VGOFF}	SR turn-off propagation delay, for both channels	V_{VD1}, V_{VD2} moves from –0.5 V to 4.7 V in 5 ns		25		ns
tr_{VG}	V_{VG1}, V_{VG2} rise time	10% to 90%, V_{VDD} = 12 V, C_{VG} = 6.8 nF		27		ns
tf_{VG}	V_{VG1}, V_{VG2} fall time	90% to 10%, V_{VDD} = 12 V, C_{VG} = 6.8 nF		11		ns
BLANKING TIME						
t_{ONMIN}	On-time blanking			450		ns
t_{OFFMIN}	Off-time blanking			650		ns
STANDBY						
t_{STBY_DET}	Standby mode detection interval			7.5		ms
f_{SLEEP}	Average frequency to enter standby mode			12		kHz
f_{WAKE}	Average frequency to exit standby mode			15		kHz

ADVANCE INFORMATION

Copyright © 2018, Texas Instruments Incorporated

7.7 Typical Characteristics




Figure 1. UVLO Thresholds vs. Temperature




Figure 2. Turn-on Threshold vs. Temperature




Figure 3. Turn-off Threshold vs. Temperature




Figure 4. Turn-on delay vs. Temperature




Figure 5. Proportional Gate Drive Threshold vs. Temperature

ADVANCE INFORMATION

8 Detailed Description


8.1 Overview

The UCC24624 is a high performance synchronous rectifier controller for LLC resonant converter applications. It integrates two channels of SR control into a single 8-pin SOIC package, minimizes the external components, and simplifies PCB layout. The UCC24624 synchronous rectifier (SR) controller uses drain-to-source voltage (VDS) sensing to determine the SR MOSFET conduction interval. The SR MOSFET is turned on when its VDS falls below –275 mV, and is turned off when VDS rises above +10 mV, (or the programmed turn-off threshold). The SR conduction voltage drop is continuously monitored and regulated to minimize the conduction loss and body diode conduction time. The extremely fast turn off comparator and driving circuit allows the fast turn off of SR MOSFETs, even when the LLC converter operates above its resonant frequency. Fixed 450-ns minimum on-time blanking allows the controller to support the SR operating at up to 700-kHz switching frequency. The 650-ns minimum off-time blanking makes the IC immune to the noises caused by the parasitic ringing. The two channels have interlock logic to prevent shoot-through between the two SR MOSFETs. To minimize standby power, automatic standby mode disables the gate pulses when the average switching frequency of the converter becomes lower than 12 kHz. When the load increases such that the average switching frequency on channel 1 rises above 15 kHz, the controller resumes normal SR operation. In standby mode, the channel 2 functions, excepted the active gate pull down, are completely disabled to minimize the IC current consumption. The wide VDD range and gate driver clamp makes the controller ideal for different output voltage applications. With an internal voltage clamp on the VDD pin, the UCC24624 can be directly powered by an output voltage higher than 26 V with a series resistor between VDD and the output.

ADVANCE INFORMATION

Copyright © 2018, Texas Instruments Incorporated

8.2 Functional Block Diagram



ADVANCE INFORMATION

8.3 Feature Description

8.3.1 Power Management

The UCC24624 synchronous-rectifier (SR) controller is powered from the REG pin through an internal linear regulator between the VDD pin and the REG pin. This configuration allows for optimal design of the gate driver stage to achieve fast driving speed, low driving loss and high noise immunity.

A typical application diagram of UCC24624 is shown in Figure 6. In most cases, the UCC24624 can be directly powered from the LLC resonant converter output. Both SR MOSFETs are located in the secondary side current return paths for easier voltage sensing, IC biasing, and gate driving.




Figure 6. UCC24624 Application Diagram in LLC Resonant Converter

During start up, the output voltage rises from 0 V. With the rising of the output voltage, the internal linear regulator operates in a pass-through mode, and the REG pin voltage rises together with the output voltage. The UVLO function of UCC24624 monitors the voltage on REG pin instead of VDD pin. Before the REG pin voltage increases above the UVLO on threshold ($VREG_{ON}$), UCC24624 consumes the minimum current of $I_{VDDSTART}$. Once the REG pin voltage rises above the UVLO on threshold, the device starts to consume the full operating current, including I_{VDD_ON} and the gate driving currents) and controls the on and off of the SR MOSFETs.

When VDD voltage is above approximately 11 V, the internal linear regulator operates in regulator mode. The REG pin voltage is now well regulated at 11 V. This allows the optimal driving voltage for the SR MOSFET without increasing the gate driver loss for typical power MOSFETs. The internal regulator is rated at 20 mA of load regulation capability for higher switching frequency operation, or driving high SR MOSFET gate capacitances. It is required to have sufficient bypass capacitance on the REG pin to ensure stable operation of the linear regulator. A 2.2-µF bypass capacitor is recommended.

When VDD voltage falls below 11 V, the internal linear regulator operates in pass-through mode again. Depending on the load current, the regulator has a voltage drop of approximately 0.2 V. The UCC24624 continues to operate during this mode until the REG pin voltage drops below the UVLO turn-off level ($VREG_{OFF}$).

A basic timing diagram of the VDD and the REG pin voltages can be found in Figure 7.

ADVANCE INFORMATION

Copyright © 2018, Texas Instruments Incorporated

Feature Description (continued)




Figure 7. Timing diagram for VDD and REG

The UCC24624 is designed to operate with a VDD voltage up to 26 V. VDD may be connected directly to the converter output when the output voltage is less than VDD_{CLAMP} minimum value of 26 V. However, for the applications where the output voltage is higher than that level, including special conditions such as over voltage transients, the UCC24624 can still work with that output voltage with some simple modification. To allow UCC24624 to operate with higher output voltages, UCC24624 is equipped with an internal voltage clamp, at 27.5-V typical clamping voltage. A series resistor should be added between the LLC converter output voltage and the UCC24624 VDD pin, as shown in Figure 8. This way the voltage on VDD is limited by the internal clamp. The clamp current should be kept less than 12 mA. For example, at 36-V output, larger than 0.83 kΩ resistor should be used. Since the gate drive voltage is only 11 V, this added resistor still allows enough voltage on gate drive the maintain the SR reliable operation. Furthermore, the current consumption of the SR controller is mainly caused by the SR MOSFET gate charge. The added resistor won't increase the power consumption if the clamping circuit is not activated. Instead, it relocates some loss from the UCC24624 to the resistor and improves the thermal handling of the UCC24624.




Figure 8. UCC24624 Configuration for an Output Voltage Higher Than 26 V

ADVANCE INFORMATION

Feature Description (continued)

8.3.2 Synchronous Rectifier Control

The UCC24624 SR controller determines the conduction time of the SR-MOSFET by comparing the drain-to-source voltage of the MOSFET against a turn-on threshold and a turn-off threshold. The gate driver output is driven high when the VDS of the MOSFET becomes more negative than V_{thVGON} and is driven low when VDS becomes more positive than $V_{thVGOFF}$ as illustrated in Figure 9.




Figure 9. SR Operation Principle

It should be noted that before SR MOSFET turns on, there is a small delay caused by the internal comparator delay and the gate driver delay. During the delay time, the SR MOSFET body diode is conducting. For LLC resonant converters, this delay is essential for appropriate operation. Due to the large nonlinear junction capacitor of LLC primary side MOSFETs, the SR often sees a leading-edge current spike early in the conduction period, follow by the real conduction current. Normally, a prolonged minimum on time can override this spike to make the circuit operate normally. However, this causes large negative current that transfer the energy from the output to the input and reduces the overall converter efficiency. In UCC24624, 150-ns turn-on delay is added, to further ignore the leading edge spike.

When the SR MOSFET body diode is conducting, VD pin becomes negative relative to the VSS pin, by a body diode drop. The connection of VD and VSS pins should be directly to the SR MOSFET pins, to avoid any overlapping of sensing paths to the power path, minimizing the negative voltage and ringing caused by parasitic inductance. Low package inductance MOSFETs are preferred to minimize this effect as well.

Besides the simple comparator, UCC24624 also includes a proportional gate drive feature. For many SR controllers, the SR MOSFET is turned on with the full driving voltage. In this way, the conduction loss can be minimized. However, this method has a few major drawbacks. Because the turn off threshold is a fixed value, often to prevent shoot-through current, the SR is turned off before the current reaches zero. This causes SR MOSFET body diode conduction and actually increases the conduction loss. Another issue is associated with the converter operating above the resonant frequency. When the converter operates above the resonant frequency, the SR current slope (di/dt) at turn off could be as high as 150A/μs. This high current slope could cause negative current if SR controller having long propagation delays. Furthermore, because the delay caused by discharging the SR MOSFET gate voltage from its full driving voltage to its threshold level introduces another delay, this further increases the negative current. Instead of always keeping the SR MOSFET on with the full gate driver voltage, UCC24624 reduces its gate driver voltage when the voltage drop across SR MOSFET drain to source becoming more (less negative, closer to zero) than -50mV (current approaching zero). During this time,

ADVANCE INFORMATION

Copyright © 2018, Texas Instruments Incorporated

Feature Description (continued)

UCC24624 reduces its gate drive voltage from 11 V to close to SR MOSFET's threshold voltage, and tries to regulate the SR MOSFET VDS voltage to -50mV. This brings two major benefits to the application: a) Preventing the SR premature turn off, which causes extra loss associated with body diode conduction b) Shorter turn-off delay since the SR MOSFET gate is already reduced close to the MOSFET threshold voltage level and the SR MOSFET can be turned off with virtually no delay.

To prevent the SR MOSFET premature turn off caused by the large package inductance, an offset resistor can be added between the VSS pin to the SR MOSFET source pins to further increase the turn off threshold. Less than 70-mV offset is recommended to avoid negative current caused by the late turn off.

8.3.3 Turn-off Threshold Adjustment

When SR MOSFETs are implemented in LLC converters, they are often turned off too early, and creating long body diode conduction times. This results in more power loss, lower efficiency, and higher thermal stress.

The SR MOSFET early turn off is caused by the parasitic inductance in the SR voltage sensing path. As illustrated in Figure 10, the VDS voltage sensed by the Synchronous Rectifier controller is the combination of the MOSFET on-state resistor voltage drop V_{SR}, together with the voltage drops on parasitic inductors L_D and L_S. A better layout approach can minimize these parasitic inductors. However, the minimum value it can achieve is the package inductance of the SR MOSFET. With different packages, this parasitic inductance could vary from 2~10 nH.




Figure 10. SR Controller Sensed Voltage

The overall sensed voltage can be represented by Equation 1.

$$V_{SENSE} = -\left[I_{SR} \times R_{DSon} + (L_D + L_S) \times \frac{dI_{SR}}{dt}\right] \quad (1)$$

Because of the sinusoidal current shape and high output current, the current slope (di/dt) creates a significant voltage drop across the package inductance. This causes the SR controller to detect a smaller voltage drop and turn off the SR MOSFET early.

To overcome this issue, UCC24624 implements several techniques.

Firstly, the proportional gate drive feature is implemented. As discussed earlier, proportional gate drive reduces the SR MOSFET gate drive voltage when the SR current is small, to increase its voltage drop. This increased voltage drop could overwhelm the offset voltage introduced by the package inductance. Thus the SR MOSFET conduction time is extended.

Secondly, the turn-off threshold is set at +10 mV, instead of typically being set as a negative threshold. Because of the high di/dt and unavoidable SR package inductance, positive voltage is always expected at zero SR current. The positive turn-off threshold allows the SR MOSFET to continue conduction toward the end of the intended conduction period without the concern of causing negative SR current.

ADVANCE INFORMATION

Feature Description (continued)

Lastly, UCC24624 also allows the user to further increase the turn-off threshold, to accommodate higher parasitic inductance MOSFET packages, such as TO-220 packages. As illustrated in Figure 11, UCC24624 has an internal current source that flows out of the VSS pin. By connecting a resistor from the VSS pin to the SR MOSFET source, the voltage drop across the external resistor increases the turn-off threshold. This increased turn-off threshold makes it more suitable for TO-220 packages. When using the low inductance MOSFET packages, such as SO-8 or SON5x6, the external resistor is not needed because the proportional gate drive alone can take care of the offset caused by the smaller package inductance.




Figure 11. Adjustable Turn-off Threshold

The internal current source is at 330 µA and the external offset resistor value is recommended to be less than 200 Ω. The offset resistor R_{offset} can be calculated by using Equation 2 with the desired turn-off threshold V_{THOFF}.

$$R_{offset} = \frac{V_{THOFF} - 10mV}{330\mu A} \quad (2)$$

8.3.4 Blanking Time

To ensure reliable SR operation, to avoid false turn-on and turn-off, blanking time and interlock logic are implemented. As illustrated in Figure 12, the SR control is blanked by a minimum on-time, minimum off-time and two-channel interlock.

ADVANCE INFORMATION

Copyright © 2018, Texas Instruments Incorporated

Feature Description (continued)




Figure 12. Blanking Time and Interlock Logic in UCC24624

8.3.4.1 On-Time Blanking

Right after the SR MOSFET turn on, the SR is driven fully on. For the LLC resonant converter, the rise rate of the SR current is quite slow. It is desired to keep the SR on during this situation and allow the current to rise to a high enough level to maintain the full conduction time desired. In UCC24624, after the SR is turned on, a minimum on time blanking of 450 ns is implemented. During the minimum on time, the SR keeps conducting regardless of its drain to source voltage. This minimum on-time blanking limits the maximum switching frequency of the LLC converter to 700 kHz.

8.3.4.2 Off-Time Blanking

When the converter operates in burst mode, during the off period of the secondary side synchronous rectifiers, there is large parasitic ringing caused by the transformer magnetizing inductance and the switch node capacitance. At first couple of ringing cycles during the off period, there is a good chance that the SR MOSFET drain voltage will resonant below the SR controller turn-on threshold. SR MOSFET could be falsely turned on at these instances, which could introduce extra power loss and EMI noise.

In UCC24624, a fixed 650-ns off-time blanking period is implemented. After the SR is turned off, after its drain voltage drain rises above 0.5 V, the SR won't turn on again for at least the minimum off time blanking time, regardless of its drain to source voltage. Additional proprietary blanking methods are also implemented to further enhance the noise immunity capability during burst mode operation.

8.3.4.3 Two-Channel Interlock

In LLC converters, the two SR MOSFETs are directly connected with the transformer secondary side. If for any reason, both SRs turn on at the same time, the transformer secondary side is shorted. This could cause large current and destructive component failures.

To prevent this shoot-through current of the two SR MOSFETs, UCC24624 include a two-channel interlock mechanism. The turn on of one SR MOSFET, prevents the turn on of the other SR MOSFET, as illustrated in Figure 12

ADVANCE INFORMATION

Feature Description (continued)

8.3.4.4 SR Turn-on Re-arm

The VG1 and VG2 outputs may only turn on when the controller has been armed for the new switching cycle. The controller is armed for each successive SR cycle only at $T_{OFFBLANK}$ expiring after the VD pin voltage rises 500 mV above the VSS pin.

8.3.5 Gate Voltage Clamping

With the wide VDD voltage range capability, UCC24624 clamps the gate driver voltage to a maximum level of 11 V to allow fast driving speed, low driving loss and compatibility with different MOSFETs. The 11-V level is chosen to minimize the conduction loss for non-logic level MOSFETs. The gate driver voltage clamp is achieved through the regulated REG pin voltage. When the VDD voltage is above 11 V, the linear regulator regulates the REG pin voltage to 11 V, which is also the power supply of the gate driver stage. This way, the MOSFET gate is well clamped at 11 V, regardless of how high the VDD voltage is. When the VDD voltage is getting close to or below the programmed REG pin regulation voltage, UCC24624 can no longer regulate the REG pin voltage. Instead, it enters a pass-through mode where the REG pin voltage follows the VDD pin voltage minus a smaller linear regulator dropout voltage. During this time, the gate driver voltage is lower than its programmed value but still provides the SR driving capability. The UCC24624 is disabled once the REG pin voltage drops below its UVLO level.

8.3.6 Standby Mode

With stringent efficiency standards such as Department of Energy (DoE) level VI, external power supplies are expected to maintain very low standby power at no load conditions. It is essential for the SR controller to enter the low power standby mode to help reduce the no load power consumption.

During standby mode, the power converter loss allocation is quite different compared with heavy load. At heavier load, both conduction loss and switching loss are quite high. However, at light load, the conduction loss becomes insignificant and switching loss dominates the total loss. To help improve the standby power, modern power supply controllers often enter burst mode to save the switching loss. Furthermore, in each burst switching cycle, the energy delivered is maximized to minimize the number of switching cycles needed and further reduces the switching loss.

Traditionally, the SR controller monitors the SR conduction time to distinguish the normal operation mode or the standby mode. This criterion is no longer suitable for the modern power supply controller designed for delivering minimum standby power.

Instead, in UCC24624, a frequency based standby mode detection is used. UCC24624 continuously monitors the average switching frequency of SR channel 1. Once the average switching frequency of channel 1 SR MOSFET drops below 12 kHz within 7.5ms, the UCC24624 enters the standby mode, stop SR MOSFETs switching, and reduces its current consumption to $IVDD_{STBY}$. During standby mode, the SR switching cycle is continuously monitored. Once the average switching frequency is more than 16 kHz within 7.5 ms, the SR MOSFET operation is enabled again. UCC24624 ignores the first SR switching cycle after coming out of standby mode to make sure the SR isn't turned on in the middle of the switching cycle.

8.4 Device Functional Modes

8.4.1 UVLO Mode

UCC24624 uses the REG pin voltage to detect UVLO instead of the VDD pin voltage. When the REG voltage has not yet reached the $VREG_{ON}$ threshold, or has fallen below the UVLO threshold $VREG_{OFF}$, the device operates in the low-power UVLO mode. In this mode, most internal functions are disabled and VDD current is $IVDD_{START}$. If the REG pin is above 2 V, there is an active pull down from VG1 and VG2 to PGND to prevent the SR from falsely turning on due to noise. When the REG pin voltage is less than 2 V, there is a weak pull down from VG1 and VG2 to PGND and this also prevents noise from turning on SR MOSFETs. The device exits UVLO mode when REG increases above the $VREG_{ON}$ threshold.

ADVANCE INFORMATION

Copyright © 2018, Texas Instruments Incorporated

Device Functional Modes (continued)

8.4.2 Standby Mode

Standby mode is a low-power operating mode to help achieve low standby power for the entire power supply. UCC24624 detects the average operation frequency of channel 1 SR MOSFET and enters or exists the standby mode operation automatically. REG current reduces to $IVDD_{STBY}$ level. During standby mode, majority of the SR control functions are disabled, except the switching frequency monitoring and the active pull down on the gate drivers.

8.4.3 Run Mode

Run mode is the normal operating mode of the controller, when not in UVLO mode, or standby mode. In this mode, REG current is higher because all internal control and timing functions are operating and the VG1 and VG2 outputs are driving the controlled MOSFETs for synchronous rectification. REG current is the sum of $IVDD_{RUN}$ plus the average current necessary to drive the load on the VG1 and VG2 output. The VG1 and VG2 voltages are automatically adjusted based on the SR MOSFET drain-to-source voltages.

ADVANCE INFORMATION

9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

UCC24624 is a high performance synchronous rectifier controller used to replace output diode rectifiers in an LLC converter with synchronous rectifier (SR) MOSFETs. The SR-MOSFETs can achieve very low conduction loss compared to that of diode rectifiers, significantly improving the efficiency and thermal performance of the converter.

9.2 Typical Application

The UCC24624EVM-015 was used to replace rectifier diodes in a 120-W LLC converter using the UCC256302 LLC controller. The power converter had an input voltage (V_{IN}) range of 340 V to 410 V with a typical input of 390 V, with a regulated 12-V output. More details about this power stage can be found in UCC256301 LLC Evaluation Module.

The schematic of the UCC24624EVM-15 is shown in Figure 13.




Figure 13. Schematic of UCC24624EVM-15

The top and bottom view of UCC24624EVM-015 are shown in Figure 26 and Figure 27

9.2.1 Design Requirements

The overall system requirements are summarized in Table 1.

Table 1. UCC24624EVM-015 LLC Power Stage Specifications

PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNITS
INPUT CHARACTERISTICS					
DC voltage range		340	390	410	VDC
OUTPUT CHARACTERISTICS					
Output Voltage	No load to full load = 10 A		12		VDC
Output Current	340 to 410V VDC			10	A

Copyright © 2018, Texas Instruments Incorporated

ADVANCE INFORMATION

Typical Application (continued)

Table 1. UCC24624EVM-015 LLC Power Stage Specifications (continued)

PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNITS
SYSTEM CHARACTERISTICS					
Switching frequency		53		160	kHz
Peak efficiency	390VDC, load = 10 A		96.5%		

9.2.2 Detailed Design Procedure

9.2.2.1 Custom Design With WEBENCH® Tools

Click here to create a custom design using the UCC24624 device with the WEBENCH® Power Designer.

1. Start by entering the input voltage (V_{IN}), output voltage (V_{OUT}), and output current (I_{OUT}) requirements.
2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

9.2.2.2 MOSFET Selection

In this UCC256302-based LLC resonant converter, the transformer secondary side is a center-tap structure. The SR MOSFET voltage stress, without considering the ringing voltages should be twice of the output voltage. Given the 12-V output, this determines the SR steady state voltage stress of 24 V. However, due to the switching noises at MOSFET turn off, there is always extra voltage stress. To ensure enough design margin, 60-V rating MOSFETs were selected.

The selection of the MOSFET on-state resistance is the trade-off among performance at full load, light load, as well as cost. The lower on-state resistance gives lower conduction loss at heavy load while increases the switching loss at lighter load. It is also higher cost. As a rule of thumb, the on-state resistance should be selected so that the 50-mV proportional gate drive threshold doesn't get activated until last 25% of the overall conduction time. The SR MOSFET on-state resistance can be selected as Equation 3. A 2.5 mΩ MOSFET was selected as the synchronous rectifier.

$$R_{DSon} = \frac{\sqrt{2} \times 50mV}{\pi \times I_{out_max}} = 2.25m\Omega \tag{3}$$

9.2.2.3 Snubber Design

It may be required to adjust snubbing components C3, C4, R2 and R5 to dampen noise.

To adjust these components will require knowing the LLC transformers secondary leakage inductance (Lslk) and measuring the secondary resonant ring frequency (fr) in circuit at minimal load of 10% or less. It also recommended that the SR is not engaged while doing this and capacitors C3 and C4 are removed from the evaluation module. TP6 should be connected to ground to disable the gate driver.

The secondary winding capacitance (Cs) then needs to be calculated based on the following equation. Please note for a transformer with a secondary winding leakage inductance of 3.8 uH and a ring frequency of 2 MHz, the parasitic capacitance would be 1.7 nF.

$$Cs = \frac{1}{(2 \times \pi \times f_r)^2 \times Lslk} = \frac{1}{(2 \times \pi \times 2MHz)^2 \times 3.8\mu H} = 1.7nF \tag{4}$$

ADVANCE INFORMATION

Copyright © 2018, Texas Instruments Incorporated

Based on the calculated Cs, Lslk and fr the snubber resistors R2 and R5 can be set to critically dampen the ringing on the secondary, which requires setting the Q of the circuit equal to 1.

$$R2 = R5 = \frac{1}{Q}\sqrt{\frac{Lslk}{Cs}} = \frac{1}{1}\sqrt{\frac{3.8\mu H}{1.7nF}} \approx 47\ \Omega \tag{5}$$

Capacitors C3 and C5 are used to limit the time the snubber resistor is applied to the aux winding during the switching cycle. It is recommended to set the snubber capacitor C3 with the following equation based on the LLC converters minimum switching frequency (f_{SW}). For an LLC converter with a minimum switching at 85 kHz in the example would require a C3 and C4 would be roughly 497 pF.

$$C3 = C4 = \frac{0.01}{5 \times fsw \times R3} = \frac{0.01}{5 \times 85kHz \times 47.3\Omega} \approx 497pF \tag{6}$$

Please note that the calculations for R2, R5, C3 and C4 are just starting points and should be adjusted based on individual preference, performance and efficiency requirements.

9.2.3 Application Curves

The typical operation waveforms, as well as the efficiency performance are summarized in below sections.

- CH1 = VG1(TP4), CH3 = Q1 drain (TP2), CH2 = VG2(TP5), CH4 = Q1 drain (TP3)



Figure 14. V_{IN} = 340 V, I_{OUT} = 0 A, No Gate Drive Under Light Load (VG1, VG2)




Figure 15. V_{IN} = 340 V, I_{OUT} = 0.3 A, LLC is Operating In Burst Mode




Figure 16. V_{IN} = 340 V, I_{OUT} = 10 A Full Load



Figure 17. V_{IN} = 390 V, I_{OUT} = 0 A, No Gate Drive Under Light Load (VG1, VG2)

ADVANCE INFORMATION

Copyright © 2018, Texas Instruments Incorporated



Figure 18. V_{IN} = 390 V, I_{OUT} = 0.3 A, LLC is Operating In Burst Mode




Figure 19. V_{IN} = 390 V, I_{OUT} = 10 A Full Load



Figure 20. V_{IN} = 410 V, I_{OUT} = 0 A, No Gate Drive Under Light Load (VG1, VG2)




Figure 21. V_{IN} = 410 V, I_{OUT} = 0.3 A, LLC is Operating In Burst Mode




Figure 22. V_{IN} = 410 V, I_{OUT} = 10 A Full Load



Figure 23. V_{IN} = 390 V, Power Converter System Efficiency Using SR FETs

ADVANCE INFORMATION

10 Power Supply Recommendations

UCC24624 internal circuits are powered from REG pin only. There is an internal linear regulator between VDD pin and REG pin to provide a well regulated REG pin voltage when VDD voltage is above 11 V. This allows the device to have better bypassing and better gate driver performance.

It is important to keep the sufficient bypass cap on REG pin. A minimum of 1-μF bypass capacitor is required. When the gate charge current is higher than 5mA, it is required to have at least 2.2-μF bypass capacitor on REG pin.

VDD pin is the main power source of the device. The voltage on VDD pin should be kept between 4.5 V and 26 V for normal operation. Referring to the electric spec table for the tolerances on the REG pin UVLO and OFF levels.

For the applications where LLC output voltage is higher than 26V, an external resistor between LLC output voltage and UCC24624 can be used to allow internal clamp circuit keeping the VDD voltage below its recommended maximum voltage rating, as shown in Figure 8. The series resistor can be calculated as in Equation 7. In this equation, V_{OUT}(max) is the maximum output voltage of LLC converter, including its transient conditions, V_{CLAMP}(min) is the minimum clamping voltage considering tolerance, and I_{LIM} is the maximum current allowed by the clamping circuit of 12 mA.

$$R_{LIM} = \frac{V_{OUT}(\max) - V_{CLAMP}(\min)}{I_{LIM}} \tag{7}$$

After the resistor is inserted, the minimum voltage on VDD should be calculated to ensure sufficient voltage on VDD for the SR driving. The voltage on VDD based on R_{LIM} can be calculated asEquation 8. The VDD voltage under this condition should be higher than desired minimum SR driving voltage. In this equation, $V_{OUT}$is the nominal output voltage, $R_{LIM}$is the current limiting resistor value. $Q_g$is the SR gate charge for **each** SR MOSFET and f_{SW} is the maximum switching frequency of LLC converter.

$$V_{VDD}(\min) = V_{OUT} - R_{LIM} \times 2 \times Q_g \times f_{SW} \tag{8}$$

If the output voltage is higher than 36 V, or no suitable current limit resistor R_{LIM} can be selected, the auxiliary winding should be used to power up the UCC24624. The circuit diagram of powering UCC24624 using auxiliary winding is shown in Figure 24.




Figure 24. Powering UCC24624 Using Auxiliary winding

ADVANCE INFORMATION

Copyright © 2018, Texas Instruments Incorporated

11 Layout

11.1 Layout Guidelines

The printed circuit board (PCB) requires conscientious layout to minimize current loop areas and track lengths, especially when using single-sided PCBs.

- Place a ceramic MLCC bypass capacitor as close as possible to REG and GND.
- Avoid connecting VD1 or VD2 and VSS sense points at locations where stray inductance is added to the SR MOSFET package inductance, as this will tend to turn off the SR prematurely.
- Run a trace from the VD1 or VD2 pin directly to the MOSFET drain pad to avoid sensing voltage across the stray inductance in the SR drain current path.
- Run a trace from the VSS pin directly to the MOSFET source pad to avoid sensing voltage across the stray inductance in the SR source current path. Because this trace shares both the gate driver path and the MOSFET voltage sensing path, it is recommended to make this trace as short as possible.
- Run parallel traces fromVG1 or VG2 and PGND to the SR MOSFET. Include a series gate resistance to dampen ringing if it is needed.

11.2 Layout Example




Figure 25. UCC24624 Layout Example

ADVANCE INFORMATION

Layout Example (continued)




Figure 26. UCC24624EVM-015 (Top View)




Figure 27. UCC24624EVM-015 (Bottom View)

ADVANCE INFORMATION

Copyright © 2018, Texas Instruments Incorporated

12 Device and Documentation Support

12.1 Device Support

12.1.1 Development Support

12.1.1.1 Custom Design With WEBENCH® Tools

Click here to create a custom design using the UCC24624 device with the WEBENCH® Power Designer.

1. Start by entering the input voltage (V_{IN}), output voltage (V_{OUT}), and output current (I_{OUT}) requirements.
2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community ***TI's Engineer-to-Engineer (E2E) Community.*** Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support ***TI's Design Support*** Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.4 Trademarks

E2E is a trademark of Texas Instruments.
WEBENCH is a registered trademark of Texas Instruments.

12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.6 Glossary

SLYZ022 — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

ADVANCE INFORMATION

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

ADVANCE INFORMATION

Copyright © 2018, Texas Instruments Incorporated

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
PUCC24624D	ACTIVE	SOIC	D	8	250	TBD	Call TI	Call TI	-40 to 125		Samples
UCC24624DR	PREVIEW	SOIC	D	8	2500	TBD	Call TI	Call TI	-40 to 125		
UCC24624DT	PREVIEW	SOIC	D	8	250	TBD	Call TI	Call TI	-40 to 125		

(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.


(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

D (R–PDSO–G8) PLASTIC SMALL OUTLINE



NOTES:
A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
D. Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
E. Reference JEDEC MS–012 variation AA.

IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2018, Texas Instruments Incorporated