

# HM-6518/883

# 1024 x 1 CMOS RAM

March 1997

### Features

- This Circuit is Processed in Accordance to MIL-STD-883 and is Fully Conformant Under the Provisions of Paragraph 1.2.1.
- Low Power Standby ...... 50μW Max
- Low Power Operation ...... 20mW/MHz Max
- Fast Access Time.....180ns Max
- Data Retention .....at 2.0V Min
- **TTL Compatible Input/Output**
- High Output Drive 2 TTL Loads
- High Noise Immunity
- On-Chip Address Register
- Two-Chip Selects for Easy Array Expansion
- Three-State Output

# Description

The HM-6518/883 is a 1024 x 1 static CMOS RAM fabricated using self-aligned silicon gate technology. Synchronous circuit design techniques are employed to achieve high performance and low power operation.


On chip latches are provided for address and data outputs allowing efficient interfacing with microprocessor systems. The data output buffers can be forced to a high impedance state for use in expanded memory arrays.

The HM-6518/883 is a fully static RAM and may be maintained in any state for an indefinite period of time. Data retention supply voltage and supply current are guaranteed over temperature.

# Ordering Information

PACKAGE	TEMP. RANGE	PART NUMBER	PKG. NO.	
CERDIP	-55 <sup>0</sup> C to +125 <sup>0</sup> C	HM1-6518/883	F18.3	


#### Pinout



PIN	DESCRIPTION		
А	Address Input		
Ē	Chip Enable		
W	Write Enable		
S	Chip Select		
D	Data Input		
Q	Data Output		

CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures. http://www.intersil.com or 407-727-9207 | Copyright © Intersil Corporation 1999 6-85

# Functional Diagram



NOTES:

- 1. All lines positive logic active high.
- 2. Three-state buffers: A high  $\rightarrow$  output active.
- 3. Data latches: L high  $\rightarrow$  Q = D; Q Latches on rising edge of L.
- 4. Address latches and gated decoders: Latch on falling edge of  $\overline{E}$  and gate on falling edge of  $\overline{E}$ .

#### **Absolute Maximum Ratings**

# Supply Voltage +7.0V Input, Output or I/O Voltage GND -0.3V to VCC +0.3V ESD Classification Class 1

Input High Voltage ......VCC -2.0V to VCC Input Rise and Fall Time......40ns Max

#### **Operating Conditions**

Thermal Resistance (Typical, Note 1)	$\theta_{JA}$	θJC
CERDIP Package	75 <sup>0</sup> C/W	15 <sup>0</sup> C/W
Maximum Storage Temperature Range	<b>-</b> 65 <sup>0</sup>	<sup>o</sup> C to +150 <sup>o</sup> C
Maximum Junction Temperature		
Maximum Lead Temperature (Soldering 10	Os)	+300 <sup>0</sup> C

#### **Die Characteristics**

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

#### NOTE:

1.  $\theta_{JA}$  is measured with the component mounted on an evaluation PC board in free air.

#### TABLE 1. HM-6518/883 DC ELECTRICAL PERFORMANCE SPECIFICATIONS

Device Guaranteed and 100% Tested

		(NOTE 1) GROUP A		LIN	IITS		
PARAMETER	SYMBOL	CONDITIONS	SUBGROUPS	TEMPERATURE	MIN	MAX	UNITS
Output Low Voltage	VOL	VCC = 4.5V, IOL = 3.2mA	1, 2, 3	$-55^{o}C \leq T_{A} \leq +125^{o}C$	-	0.4	V
Output High Voltage	VOH	VCC = 4.5V, IOH = -0.4mA	1, 2, 3	$-55^{o}C \leq T_{A} \leq +125^{o}C$	2.4	-	V
Input Leakage Current	II	VCC = 5.5V, VI = GND or VCC	1, 2, 3	$-55^{0}C \leq T_{A} \leq +125^{0}C$	-1.0	+1.0	μΑ
Output Leakage Current	IOZ	VCC = 5.5V, VO = GND or VCC	1, 2, 3	$-55^{o}C \leq T_{A} \leq +125^{o}C$	-1.0	+1.0	μΑ
Data Retention Supply Current HM-6518B/883	ICCDR	VCC = 2.0V, $\overline{E} = VCC,$	1, 2, 3	$-55^{O}C \le T_{A} \le +125^{O}C$		5	μA
		IO = 0mA, VI = VCC or GND			-	-	
HM-6518/883					-	10	μΑ
Operating Supply Current	ICCOP	$\begin{array}{l} \text{VCC} = 5.5\text{V},\\ (\text{Note 2}),\\ \overline{\text{E}} = 1\text{MHz},\\ \text{IO} = 0\text{mA},\\ \text{VI} = \text{VCC or GND} \end{array}$	1, 2, 3	-55°C ≤ T <sub>A</sub> ≤ +125°C	-	4	mA
Standby Supply Current	ICCSB	VCC = 5.5V, IO = 0mA, VI = VCC or GND	1, 2, 3	-55 <sup>0</sup> C ≤ T <sub>A</sub> ≤ +125 <sup>0</sup> C	-	10	μΑ

NOTES:

1. All voltages referenced to device GND.

2. Typical derating 1.5mA/MHz increase in ICCOP.

#### TABLE 2. HM-6518/883 AC ELECTRICAL PERFORMANCE SPECIFICATIONS

Device Guaranteed and 100% Tested

			GROUP A		HM-65 <sup>,</sup>	18B/883	HM-65	18/883	
PARAMETER	SYMBOL	(NOTES 1, 2) CONDITIONS	SUB- GROUPS	TEMPERATURE	MIN	МАХ	MIN	МАХ	UNITS
Chip Enable Access Time	(1) TELQV	VCC = 4.5 and 5.5V	9, 10, 11	$-55^{0}C \leq T_{A} \leq +125^{0}C$	-	180	-	250	ns
Address Access Time	(2) TAVQV	VCC = 4.5 and 5.5V, Note 3	9, 10, 11	$-55^{o}C \leq T_{A} \leq +125^{o}C$	-	180	-	250	ns
Chip Select Output Enable Time	(3) TSLQX	VCC = 4.5 and 5.5V	9, 10, 11	$-55^{0}C \leq T_{A} \leq +125^{0}C$	5	-	5	-	ns
Write Enable Output Disable Time	(4) TWLQZ	VCC = 4.5 and 5.5V	9, 10, 11	$-55^{0}C \leq T_{A} \leq +125^{0}C$	-	120	-	160	ns
Chip Select Output Disable Time	(5) TSHQZ	VCC = 4.5 and 5.5V	9, 10, 11	$-55^{0}C \leq T_{A} \leq +125^{0}C$	-	120	-	160	ns
Chip Enable Pulse Negative Width	(6) TELEH	VCC = 4.5 and 5.5V	9, 10, 11	$-55^{o}C \leq T_{A} \leq +125^{o}C$	180	-	250	-	ns
Chip Enable Pulse Positive Width	(7) TEHEL	VCC = 4.5 and 5.5V	9, 10, 11	$-55^{o}C \leq T_{A} \leq +125^{o}C$	100	-	100	-	ns
Address Setup Time	(8) TAVEL	VCC = 4.5 and 5.5V	9, 10, 11	$-55^{o}C \leq T_{A} \leq +125^{o}C$	0	-	0	-	ns
Address Hold Time	(9) TELAX	VCC = 4.5 and 5.5V	9, 10, 11	$-55^{o}C \leq T_{A} \leq +125^{o}C$	40	-	50	-	ns
Data Setup Time	(10) TDVWH	VCC = 4.5 and 5.5V	9, 10, 11	$-55^{o}C \leq T_{A} \leq +125^{o}C$	80	-	110	-	ns
Data Hold Time	(11) TWHDX	VCC = 4.5 and 5.5V	9, 10, 11	$-55^{o}C \leq T_{A} \leq +125^{o}C$	0	-	0	-	ns
Chip Select Write Pulse Setup Time	(12) TWLSH	VCC = 4.5 and 5.5V	9, 10, 11	$-55^{o}C \leq T_{A} \leq +125^{o}C$	100	-	130	-	ns
Chip Enable Write Pulse Setup Time	(13) TWLEH	VCC = 4.5 and 5.5V	9, 10, 11	$-55^{o}C \leq T_{A} \leq +125^{o}C$	100	-	130	-	ns
Chip Select Write Pulse Hold Time	(14) TSLWH	VCC = 4.5 and 5.5V	9, 10, 11	$-55^{0}C \leq T_{A} \leq +125^{0}C$	100	-	130	-	ns
Chip Enable Write Pulse Hold Time	(15) TELWH	VCC = 4.5 and 5.5V	9, 10, 11	$-55^{0}C \leq T_{A} \leq +125^{0}C$	100	-	130	-	ns
Write Enable Pulse Width	(16) TWLWH	VCC = 4.5 and 5.5V	9, 10, 11	$-55^{0}C \leq T_{A} \leq +125^{0}C$	100	-	130	-	ns
Read or Write Cycle Time	(17) TELEL	VCC = 4.5 and 5.5V	9, 10, 11	$-55^{o}C \leq T_{A} \leq +125^{o}C$	280	-	350	-	ns

NOTES:

1. All voltages referenced to device GND.

2. Input pulse levels: 0.8V to VCC -2.0V; input rise and fall times: 5ns (max); input and output timing reference level: 1.5V; output load: -1TTL gate equivalent, CL = 50pF (min) - for CL greater than 50pF, access time is derated by 0.15ns per pF.

3. TAVQV = TELQV + TAVEL.


					LIM	IITS	
PARAMETER	SYMBOL	CONDITIONS	NOTE	TEMPERATURE	MIN	MAX	UNITS
Input Capacitance	CI	VCC = Open, f = 1MHz, All Measure- ments Referenced to Device Ground	1	T <sub>A</sub> = +25 <sup>o</sup> C	-	6	pF
Output Capacitance	СО	VCC = Open, f = 1MHz, All Measure- ments Referenced to Device Ground	1	T <sub>A</sub> = +25 <sup>o</sup> C	-	10	pF

#### TABLE 3. HM-6518/883 ELECTRICAL PERFORMANCE SPECIFICATIONS

NOTE: 1. The parameters listed in Table 3 are controlled via design or process parameters are characterized upon initial design and after major process and/or design changes.

CONFORMANCE GROUPS	METHOD	SUBGROUPS		
Initial Test	100%/5004	-		
Interim Test	100%/5004	1, 7, 9		
PDA	100%/5004	1		
Final Test	100%/5004	2, 3, 8A, 8B, 10, 11		
Group A	Samples/5005	1, 2, 3, 7, 8A, 8B, 9, 10, 11		
Groups C & D	Samples/5005	1, 7, 9		

# **Timing Waveforms**



# HM-6518/883


	TRUTH TABLE										
ТІМЕ	INPUTS					OUTPUTS					
REFERENCE	Ē	<u>S1</u>	W	Α	D	Q	FUNCTION				
-1	Н	Н	Х	Х	Х	Z	Memory Disabled				
0	<b>_</b> ∕_	Х	Н	V	х	Z	Cycle Begins, Addresses are Latched				
1	L	L	Н	Х	х	Х	Output Enabled				
2	L	L	Н	Х	х	V	Output Valid				
3	<u>_</u>	L	Н	Х	х	V	Output Latched				
4	Н	Н	х	х	х	Z	Device Disabled, Prepare for Next Cycle (Same as -1)				
5	<b>_</b> ∧_	Х	Н	V	Х	Z	Cycle Ends, Next Cycle Begins (Same as 0)				

NOTE: 1. Device selected only if both  $\overline{S1}$  and  $\overline{S2}$  are low, and deselected if either  $\overline{S1}$  or  $\overline{S2}$  are high.

In the HM-6518/883 read cycle the address information is latched into the on chip registers on the falling edge of  $\overline{E}$ (T = 0). Minimum address setup and hold time requirements must be met. After the required hold time the addresses may change state without affecting device operation. In order for the output to be read  $\overline{S1}$ ,  $\overline{S2}$  and  $\overline{E}$  must

be low,  $\overline{W}$  must be high. When  $\overline{E}$  goes high the output data is latched into an on chip register. Taking either or both S1 or  $\overline{S2}$  high, forces the output buffer to a high impedance state. The output data may be re-enabled at any time by taking  $\overline{S1}$  and  $\overline{S2}$  low. On the falling edge of  $\overline{E}$  the data will be unlatched.

# **Timing Waveforms**



	TRUTH TABLE										
ТІМЕ			INPUTS			OUTPUTS					
REFERENCE	Ē	S1	W	Α	D	Q	FUNCTION				
-1	Н	х	х	х	х	Z	Memory Disabled				
0	<b>`</b> ∕_	х	х	V	х	Z	Cycle Begins, Addresses are Latched				
1	L	L	L	х	V	Z	Write Mode has Begun				
2	L	_ <b>_</b>	L	х	V	Z	Data is Written				
3		х	х	х	х	Z	Write Completed				
4	Н	х	х	х	х	Z	Prepare for Next Cycle (Same as -1)				
5	<b>_</b> ▶_	Х	Х	V	Х	Z	Cycle Ends, Next Cycle Begins (Same as 0)				

NOTE: 1. Device selected only if both  $\overline{S1}$  and  $\overline{S2}$  are low, and deselected if either  $\overline{S1}$  or  $\overline{S2}$  are high.


The write cycle is initiated by the falling edge of  $\overline{E}$  which latches the address information into the on chip registers. The write portion of the cycle is defined as  $\overline{E}$ ,  $\overline{W}$ ,  $\overline{S1}$  and  $\overline{S2}$ being low simultaneously. W may go low anytime during the cycle provided that the write enable pulse setup time (TWLEH) is met. The write portion of the cycle is terminated by the first rising edge of either  $\overline{E}$ ,  $\overline{W}$ ,  $\overline{S1}$  or  $\overline{S2}$ . Data setup and hold times must be referenced to the terminating signal.

If a series of consecutive write cycles are to be performed, the  $\overline{W}$  line may remain low until all desired locations have been written. When this method is used, data setup and hold times must be referenced to the rising edge of  $\overline{E}$ .

By positioning the  $\overline{W}$  pulse at different times within the  $\overline{E}$  low time (TELEH), various types of write cycles may be performed. If the  $\overline{E}$  low time (TELEH) is greater than the W pulse (TWLWH), plus an output enable time (TSLQX), a combination read write cycle is executed. Data may be modified an indefinite number of times during any write cycle (TELEH).

The data input and data output pins may be tied together for use with a common I/O data bus structure. When using the RAM in this method allow a minimum of one output disable time (TWLQZ) after  $\overline{W}$  goes low before applying input data to the bus. This will ensure that the output buffers are not active.

# Test Load Circuit




NOTE:

1. Test head capacitance includes stray and jig capacitance.

# Burn-In Circuit

#### HM-6518/883 CERDIP



#### NOTES:

All resistors  $47k\Omega \pm 5\%$ . F0 = 100kHz  $\pm 10\%$ . F1 = F0  $\div$  2, F2 = F1  $\div$  2, F3 = F2  $\div$  2. . . . F12 = F11  $\div$  2. VCC = 5.5V  $\pm 0.5V$ . VIH = 4.5V  $\pm 10\%$ . VIL = -0.2V to +0.4V. C1 = 0.01 $\mu$ F Min.

# **Die Characteristics**

#### **DIE DIMENSIONS:**

130 x 150 x 19 ±1mils

# METALLIZATION:


Type: Si - Al Thickness: 11kÅ ±2kÅ

# Metallization Mask Layout

GLASSIVATION: Type: SiO<sub>2</sub>

Thickness: 8kÅ ±1kÅ

WORST CASE CURRENT DENSITY:  $1.342 \times 10^5 \text{ A/cm}^2$ 



#### All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site http://www.intersil.com