

TLV803E, TLV809E, TLV810E Low Power 250-nA I_Q and Small Size Supply Voltage Supervisors

1 Features

- Ensured $\overline{\text{RESET}}$ /RESET for $V_{DD} = 0.7 \text{ V}$ to 6 V
- Fixed time delay: 40 μs , 10 ms, 50 ms, 100 ms, 200 ms, 400 ms
- Supply current (I_{DD}): 250 nA (typical)
 - 1 μA (maximum for $V_{DD} = 3.3 \text{ V}$)
- Output topology:
 - TLV809E: push-pull, active-low
 - TLV803E: open-drain, active-low
 - TLV810E: push-pull, active-high
- Under voltage detection:
 - High accuracy: $\pm 0.5\%$ (typical)
 - Nominal voltage monitor: 3 V, 3.3 V, 5 V
 - (V_{IT-}): 1.7 V, 1.8 V, 1.9 V, 2.4 V, 2.64 V, 2.93 V, 3.08 V, 4.38 V, 4.63 V
- Package:
 - SOT23-3 (DBZ) (with pin 1 = GND)
 - SOT23-3 (DBZ) (with pin 1 = $\overline{\text{RESET}}$ /RESET)
 - SC-70 (DCK)
 - X2SON-5 (DPW; preview)
- Temperature range: -40°C to $+125^\circ\text{C}$
- Pin-to-pin compatible with MAX803/809/810, APX803/809/810

2 Applications

- Applications using DSPs, microcontrollers, or microprocessors
- Electricity meters
- Portable, battery-powered equipment
- Set-top boxes and TVs
- Building automation
- Notebook/desktop computers, servers

3 Description

The TLV803E, TLV809E, and TLV810E are enhanced alternatives to the TLV803, TLV853, TLV809, LM809, TPS3809 and TLV810. TLV803E, TLV809E and TLV810E offer lower supply current for battery-powered applications, higher accuracy, wider temperature range, and lower power-on-reset (V_{POR}) for increased system reliability.

The TLV803E, TLV809E, and TLV810E family are low I_Q (250 nA typical, 1 μA max), voltage supervisory circuits (reset IC) that monitor VDD voltage level. These devices initiate a reset signal whenever supply voltage VDD drops below the factory programmed falling threshold voltage, V_{IT-} . The reset output remains low for a fixed reset time delay t_D after the VDD voltage rises above the rising voltage threshold (V_{IT+}) which is equivalent to the falling threshold voltage (V_{IT-}) plus hysteresis (V_{HYS}).

These devices have integrated glitch immunity to ignore fast transients on the VDD pin. The low current consumption and high accuracy ($\pm 0.5\%$ typical) makes these voltage supervisors ideal for use in low-power and portable applications. The TLV80xE and TLV81xE devices are specified to have the defined output logic state for supply voltages down to $V_{POR} = 0.7 \text{ V}$. The TLV80xE and TLV81xE devices are available in industry standard 3-pin SOT23 (DBZ) package, 3-pin SC70 (DCK) package, and very compact X2SON (DPW) package.


Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TLV803E, TLV809E, TLV810E	SOT-23 (3)	2.90 mm $\times$ 1.30 mm
	SC-70 (3)	2.00 mm $\times$ 1.25 mm
	X2SON (5) ⁽²⁾	0.8 mm $\times$ 0.8 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

(2) Preview package

Typical Application



*Pull-up resistor not required for TLV809E, TLV810E



Table of Contents

1 Features	1	8.4 Device Functional Modes	16
2 Applications	1	9 Application and Implementation	18
3 Description	1	9.1 Application Information	18
4 Revision History	2	9.2 Typical Application	18
5 Device Comparison	3	9.3 Typical Application	20
6 Pin Configuration and Functions	4	10 Power Supply Recommendations	21
7 Specifications	5	11 Layout	21
7.1 Absolute Maximum Ratings	5	11.1 Layout Guidelines	21
7.2 ESD Ratings	5	11.2 Layout Example	21
7.3 Recommended Operating Conditions	5	12 Device and Documentation Support	22
7.4 Thermal Information	5	12.1 Device Support	22
7.5 Electrical Characteristics	6	12.2 Documentation Support	23
7.6 Timing Requirements	7	12.3 Related Links	23
7.7 Timing Diagram	8	12.4 Receiving Notification of Documentation Updates	23
7.8 Typical Characteristics	9	12.5 Support Resources	23
8 Detailed Description	14	12.6 Trademarks	23
8.1 Overview	14	12.7 Electrostatic Discharge Caution	23
8.2 Functional Block Diagram	14	12.8 Glossary	23
8.3 Feature Description	14	13 Mechanical, Packaging, and Orderable Information	23

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision D (February 2020) to Revision E	Page
• Added X2SON (DPW) package option	3

Changes from Revision C (November 2019) to Revision D	Page
• Added device nomenclature figure	3
• Added TLV810E section to the Electrical Characteristics table as preview for APL release	6
• Added reset delay rows for delay variants B and C in the Timing Requirements table as preview for APL release	7
• Added timing diagram for TLV810E	8
• Added Figure 6, Figure 23, Figure 24	9
• Changed block diagram and description to include TLV810E	14
• Added typical application for TLV810E	20

Changes from Revision B (July 2019) to Revision C	Page
• Changed device status from Advance Information to Production Data	1

5 Device Comparison

Figure 1 shows the device naming nomenclature to compare the difference device variants. See for a more detailed explanation.






Figure 1. Device Naming Nomenclature

6 Pin Configuration and Functions


**DBZ Package (Pin 1 = GND)
3-Pin SOT-23
Top View**




**DBZ Package (Pin 1 = RESET, reverse pinout)
3-Pin SOT-23
Top View**



**DCK Package
3-Pin SC-70
Top View**



**DPW Package (Preview)
5-Pin X2SON
Top View**



Pin Functions

NAME	PIN			I/O	DESCRIPTION
	DCK, DBZ	DBZ (REVERSE PINOUT)	DPW		
GND	1	2	4	—	Ground
$\overline{\text{RESET}}$	2	1	1	O	Active-low output reset signal: This pin is driven low logic when VDD voltage falls below the negative voltage threshold (V_{IT-}). $\overline{\text{RESET}}$ remains low (asserted) for the delay time period (t_D) after VDD voltage rise above V_{IT+} .
RESET	2	1	1	O	Active-High output reset signal (TLV810E only): This pin is driven high logic when VDD voltage falls below the negative voltage threshold (V_{IT-}). RESET remains high (asserted) for the delay time period (t_D) after VDD voltage rise above V_{IT+} .
VDD	3	3	5	I	Input supply voltage. TLV803E, TLV809E, TLV810E monitor VDD voltage.
$\overline{\text{MR}}$	N/A	N/A	2	I	Active-low manual reset input. Pull this pin to a logic low (V_{MR-L}) to assert a reset signal in the output pin. After the MR pin is left floating or pulled to V_{MR-H} the output goes to the nominal state after the reset delay time (t_D) expires. MR can be left floating when not in use.
NC	N/A	N/A	3	—	No Connection. Thermal pad helps with thermal dissipation. Connection not required.

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range, unless otherwise noted⁽¹⁾

		MIN	MAX	UNIT
Voltage	VDD pin	−0.3	6.5	V
	$\overline{\text{RESET}}$ (TLV809E), RESET (TLV810E)	−0.3	$V_{DD} + 0.3$ ⁽²⁾	V
	$\overline{\text{RESET}}$ (TLV803E)	−0.3	6.5	V
Voltage	$\overline{\text{MR}}$	−0.3	$V_{DD} + 0.3$ ⁽²⁾	V
Current	Output sink and source current	−20	20	mA
Temperature ⁽³⁾	Operating ambient, T _A	−40	125	°C
	Storage, T _{stg}	−65	150	

- (1) Stresses beyond those listed under *Absolute Maximum Rating* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Condition*. Exposure to absolute-maximum-rated conditions (above the Recommended Operating Conditions) for extended periods may affect device reliability.
- (2) The absolute maximum rating is ($V_{DD} + 0.3$) V or 6.5 V, whichever is smaller.
- (3) As a result of the low dissipated power in this device, the junction temperature is assumed to be equal to the ambient temperature.

7.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	± 2000	V
		Charged device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	± 500	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V _{DD}	Input supply voltage	1.7		6	V
$\overline{V_{\text{RESET}}}$, V _{RESET}	$\overline{\text{RESET}}$ pin and RESET pin voltage	0		6	V
$\overline{I_{\text{RESET}}}$, I _{RESET}	$\overline{\text{RESET}}$ pin and RESET pin current	0		±5	mA
T _J	Junction temperature (free air temperature)	−40		125	°C
V _{MR}	Manual reset pin voltage	0		V _{DD}	V

7.4 Thermal Information

THERMAL METRIC ⁽¹⁾		TLV803E, TLV809E, TLV810E			UNIT
		DPW (X2SON)	DCK (SC70-3)	DBZ (SOT23-3)	
		5 PINS	3 PINS	3 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	457.1	300.5	254.8	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	201.6	178.2	150.5	°C/W
R _{θJB}	Junction-to-board thermal resistance	320.4	166.5	140.1	°C/W
ψ _{JT}	Junction-to-top characterization parameter	22.8	70	48.1	°C/W
ψ _{JB}	Junction-to-board characterization parameter	318.8	165.2	139.1	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	N/A	N/A	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

7.5 Electrical Characteristics

over operating range ($T_A = -40^{\circ}\text{C}$ to 125°C), $1.7\text{ V} < V_{DD} < 6\text{ V}$, $R_{UP} = 10\text{ k}\Omega$ to 6 V , 10 pF load at RESET pin, unless otherwise noted. Typical values are at 25°C , $V_{DD} = 3.3\text{ V}$ and $V_{IT-} = 2.93\text{ V}$.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
COMMON PARAMETERS						
V _{DD}	Input supply voltage		1.7		6	V
V _{IT-}	Input threshold voltage accuracy	T _A = -40 °C to125 °C	-2	0.5	2	%
V _{HYS}	Hysteresis voltage	Hysteresis from V _{IT-}	0.9	1.2	1.5	%
I _{DD}	Supply current into VDD pin	V _{DD} =3.3 V; V _{DD} >V _{IT+} ⁽¹⁾		0.25	1	μA
		V _{DD} =6 V		0.4	1.2	μA
R _{MR}	Manual reset pin internal pull-up resistance	X2SON (DPW) package only ⁽²⁾		100		kΩ
V _{MR_L}	Manual reset pin logic low input			0.4		V
V _{MR_H}	Manual reset pin logic high input			0.8V _{DD}		V
TLV809E (Push-Pull Active-Low)						
V _{POR}	Power on reset voltage ⁽³⁾	V _{OL} <= 300mV, I _{OUT (Sink)} = 15 μA			700	mV
V _{OL}	Low level output voltage	V _{DD} =1.7V, V _{DD} < V _{IT-} , I _{OUT (Sink)} = 500 μA			300	mV
		V _{DD} = 3.3V, V _{DD} < V _{IT-} , I _{OUT (Sink)} = 2 mA			300	mV
V _{OH}	High level output voltage	V _{DD} = 6V, V _{DD} > V _{IT+} , I _{OUT (source)} = 4 mA	0.8V _{DD}			V
		V _{DD} = 3.3V, V _{DD} > V _{IT+} , I _{OUT (source)} = 2 mA	0.8V _{DD}			V
TLV803E (Open-Drain Active-Low)						
V _{POR}	Power on reset voltage ⁽³⁾	V _{OL} <= 300 mV, I _{OUT (Sink)} = 15 uA			700	mV
V _{OL}	Low level output voltage	V _{DD} = 1.7 V, V _{DD} < V _{IT-} , I _{OUT} = 500 μA			300	mV
		V _{DD} = 3.3 V, V _{DD} < V _{IT-} , I _{OUT} = 2 mA			300	mV
I _{lkg(OD)}	Open drain output leakage current	V _{DD} = V _{PULLUP} = 6 V, V _{DD} > V _{IT+}		100	350	nA
TLV810E (Push-Pull Active-High) ⁽²⁾						
V _{OH}	High level output voltage	V _{DD} = 3.3V, V _{DD} < V _{IT-} , I _{OUT (source)} = 2 mA	0.8V _{DD}			V
		V _{DD} = 1.7V, V _{DD} < V _{IT-} , I _{OUT (source)} = 500 uA	0.8V _{DD}			V
V _{POR}	Power on Reset Voltage	V _{OH} >= 720 mV, I _{OUT (Source)} = 15 uA			900	mV
V _{OL}	Low level output voltage	V _{DD} = 6V, V _{DD} > V _{IT+} , I _{OUT (Sink)} = 2 mA			300	mV
		V _{DD} = 3.3V, V _{DD} > V _{IT+} , I _{OUT (Sink)} = 500 μA			300	mV

(1) $V_{IT+} = V_{IT-} + V_{HYS}$

(2) Product Preview

(3) Minimum VDD voltage for a controlled output state. Below V_{POR} , the output cannot be determined.

7.6 Timing Requirements

over operating range ($T_A = -40^{\circ}\text{C}$ to 125°C), $1.7\text{ V} < V_{DD} < 6\text{ V}$, Open-Drain-only: $R_{UP} = 10\text{ k}\Omega$ to 6 V (Open Drain only), 10 pF load at RESET pin, Overdrive = 10%, unless otherwise noted. Typical values are at 25°C , $V_{DD} = 3.3\text{V}$ and $V_{IT-} = 2.93$.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{GI}	Glitch immunity	5% Overdrive ⁽¹⁾		10		μs
t_{PD_HL}	Propagation delay from V_{DD} falling below V_{IT-} to RESET	$V_{DD} = (V_{IT+} + 30\%)$ to $(V_{IT-} - 10\%)$		30	50	μs
t_D	Release time or reset timeout period	Reset time delay variant A ⁽²⁾	130	200	270	ms
		Reset time delay variant B ⁽²⁾ ; $R_{UP}=100\text{ k}\Omega$, $C_L = 100\text{ pF}$, 30% Overdrive ⁽³⁾		45	90	μs
		Reset time delay variant B ⁽²⁾		40	80	μs
		Reset time delay variant C ⁽²⁾	6.5	10	13.5	ms
t_{MR_PW} ⁽⁴⁾	MR pin pulse duration to initiate RESET, RESET			500		ns
t_{MR_RES} ⁽⁴⁾	Propagation delay from $\overline{\text{MR}}$ low to RESET, RESET	$V_{DD} = 4.5\text{ V}$, $V_{MR} : \overline{V_{MR_H}}$ to $\overline{V_{MR_L}}$		700		ns
t_{MR_TD} ⁽⁴⁾	Delay from release MR to deassert RESET, RESET	$V_{DD} = 4.5\text{ V}$, $V_{MR} : \overline{V_{MR_L}}$ to $\overline{V_{MR_H}}$	t_{D_MIN}	t_{D_TYP}	t_{D_MAX}	ms

- (1) Overdrive = $[(V_{DD}/V_{IT-}) - 1] \times 100\%$. Refer to Section 8.3.3 on VDD glitch immunity.
(2) Refer to device nomenclature table in Section 12.1.1. VDD: $(V_{IT-}-10\%)$ to $(V_{IT+} + 10\%)$
(3) Specified by design
(4) Product Preview

7.7 Timing Diagram




Figure 2. TLV803E, TLV809E Timing Diagram




Figure 3. TLV810E Timing Diagram

7.8 Typical Characteristics

Typical characteristics show the typical performance of the TLV803E, TLV809E, and TLV810E devices. Test conditions are $T_A = 25^\circ\text{C}$, $V_{DD} = 3.3\text{ V}$, $V_{IT-} = 2.93\text{ V}$, $R_{\text{pull-up}} = 10\text{ k}\Omega$ to 6 V , $C_{\text{Load}} = 50\text{ pF}$, unless otherwise noted.




Figure 4. Supply Current Versus Supply Voltage for TLV803EA29




Figure 5. Supply Current Versus Supply Voltage for TLV809EA29




Figure 6. Supply Current Versus Supply Voltage for TLV810EA29




Figure 7. Supply Current Over Temperature for TLV803EA29, $V_{DD} = 3.3\text{ V}$




Figure 8. Supply Current Over Temperature for TLV809EA29, $V_{DD} = 3.3\text{ V}$




Figure 9. Leakage Current Over Temperature for TLV803EA29

Typical Characteristics (continued)

Typical characteristics show the typical performance of the TLV803E, TLV809E, and TLV810E devices. Test conditions are $T_A = 25^\circ\text{C}$, $V_{DD} = 3.3\text{ V}$, $V_{IT-} = 2.93\text{ V}$, $R_{\text{pull-up}} = 10\text{ k}\Omega$ to 6 V , $C_{\text{Load}} = 50\text{ pF}$, unless otherwise noted.




Figure 10. Voltage Threshold Accuracy Over Temperature for TLV803EA29




Figure 11. Voltage Threshold Accuracy Over Temperature for TLV809EA29




Figure 12. Low Voltage Output Versus Output Current for TLV803EA29, $V_{DD} = 1.7\text{ V}$




Figure 13. Low Voltage Output Versus Output Current for TLV809EA29, $V_{DD} = 1.7\text{ V}$




Figure 14. Low Voltage Output Over Temperature for TLV803EA29, $V_{DD} = 1.7\text{ V}$




Figure 15. Low Voltage Output Over Temperature for TLV809EA29, $V_{DD} = 1.7\text{ V}$

Typical Characteristics (continued)

Typical characteristics show the typical performance of the TLV803E, TLV809E, and TLV810E devices. Test conditions are $T_A = 25^\circ\text{C}$, $V_{DD} = 3.3\text{ V}$, $V_{IT-} = 2.93\text{ V}$, $R_{\text{pull-up}} = 10\text{ k}\Omega$ to 6 V , $C_{\text{Load}} = 50\text{ pF}$, unless otherwise noted.




Figure 16. High Voltage Output Versus Output Current for TLV809EA29, $V_{DD} = 6\text{ V}$




Figure 17. High Voltage Output Over Temperature for TLV809EA29, $V_{DD} = 3.3\text{ V}$




Figure 18. Reset Voltage Output Versus Voltage Input for TLV803EA29, $V_{\text{pull-up}} = V_{DD}$, $R_{\text{pull-up}} = 10\text{ k}\Omega$




Figure 19. Reset Voltage Output Versus Voltage Input for TLV803EA29, $R_{\text{pull-up}} = 10\text{ k}\Omega$




Figure 20. Transient Power-on-Reset Voltage for TLV809EA30, $I_{\text{RESET}} = 15\text{ }\mu\text{A}$




Figure 21. Reset Delay Time Over Temperature for TLV803EA29

Typical Characteristics (continued)

Typical characteristics show the typical performance of the TLV803E, TLV809E, and TLV810E devices. Test conditions are $T_A = 25^\circ\text{C}$, $V_{DD} = 3.3\text{ V}$, $V_{IT-} = 2.93\text{ V}$, $R_{\text{pull-up}} = 10\text{ k}\Omega$ to 6 V , $C_{\text{Load}} = 50\text{ pF}$, unless otherwise noted.




Figure 22. Reset Delay Time Over Temperature for TLV809EA29




Figure 23. Reset Delay Time Over Temperature for TLV803EB29




Figure 24. Reset Delay Time Over Temperature for TLV803EC29




Figure 25. High-to-Low Propagation Delay Over Temperature for TLV803EA29




Figure 26. High-to-Low Propagation Delay Over Temperature for TLV809EA29




Figure 27. Glitch Immunity Versus Overdrive for TLV803EA29

Typical Characteristics (continued)

Typical characteristics show the typical performance of the TLV803E, TLV809E, and TLV810E devices. Test conditions are $T_A = 25^\circ\text{C}$, $V_{DD} = 3.3\text{ V}$, $V_{IT-} = 2.93\text{ V}$, $R_{\text{pull-up}} = 10\text{ k}\Omega$ to 6 V , $C_{\text{Load}} = 50\text{ pF}$, unless otherwise noted.




Figure 28. Glitch Immunity Versus Overdrive for TLV809EA29


8 Detailed Description

8.1 Overview

The TLV803E, TLV809E, TLV810E is a family of easy to implement low power, small size voltage supervisors (Reset ICs) with fixed threshold voltage and fixed reset delay. The TLV803E has open-drain active-low output topology which requires a pull-up resistor, TLV809E has push-pull active-low output topology and TLV810E has push-pull active-high output topology. This family of devices features include integrated resistor divider threshold with hysteresis and a glitch immunity filter.

These devices are available in SOT-23 (3) and SC70 (3) industry standard package and pinout as well as a very small X2SON (5) package.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Input Voltage (VDD)

VDD pin is monitored by the internal comparator with integrated reference to indicate when VDD falls below the fixed threshold voltage. VDD also functions as the supply for the following:

- Internal bandgap (reference voltage)
- Internal regulator
- State machine
- Buffers
- Other control logic blocks

Good design practice involves placing a 0.1- μ F to 1- μ F bypass capacitor at VDD input for noisy applications and to ensure enough charge is available for the device to power up correctly. The reset output is undefined when VDD is below V_{POR} .

8.3.2 VDD Hysteresis

The internal comparator has built-in hysteresis to avoid erroneous output reset release. If the voltage at the VDD pin falls below the falling voltage threshold V_{IT-} , the output reset is asserted. When the voltage at the VDD pin rises above the rising voltage threshold (V_{IT+}) equivalent to V_{IT-} plus hysteresis (V_{HYS}), the output reset is deasserted after t_D reset time delay.

8.3.3 VDD Glitch Immunity

These devices are immune to quick voltage transient or excursion on VDD. Sensitivity to transients depends on both transient duration and transient overdrive. Overdrive is defined by how much VDD exceeds the specified threshold. Threshold overdrive is calculated as a percent of the threshold in question, as shown in [Equation 1](#).

Feature Description (continued)

$$\text{Overdrive} = | (VDD / V_{IT-} - 1) \times 100\% |$$

where

- V_{IT-} is the threshold voltage
- VDD is the input voltage crossing V_{IT-}

(1)




Figure 29. Overdrive Versus Pulse Duration

TLV803E, TLV809E, and TLV810E devices have built-in glitch immunity (t_{GI}) of 10 μ s typical as shown in [Timing Requirements](#). Figure 30 shows that VDD must fall below V_{IT-} for t_{GI} , otherwise the falling transition is ignored. When VDD falls below V_{IT-} for t_{GI} , $\overline{\text{RESET}}$ transitions low to indicate a fault condition after the propagation delay high-to-low (t_{PDHL}). When VDD rises above V_{IT+} , $\overline{\text{RESET}}$ only deasserts to logic high indicating there is no more fault condition only if VDD remains above V_{IT+} for longer than the reset delay (t_D).




Figure 30. Glitch Immunity when VDD Rises Above V_{IT+} for Less than $\overline{\text{RESET}}$ Delay (TLV803EA29)

8.3.4 Manual Reset ($\overline{\text{MR}}$) Input for X2SON (DPW) Package Only

The manual reset ($\overline{\text{MR}}$) input allows a processor GPIO or other logic circuits to initiate a reset. A logic low on $\overline{\text{MR}}$ with pulse duration longer than $t_{\overline{\text{MR_RES}}}$ will causes reset output to assert. After $\overline{\text{MR}}$ returns to a logic high ($V_{\overline{\text{MR_H}}}$) and VDD is above V_{IT+} , reset is deasserted after the user programmed reset time delay (t_D) expires.

If $\overline{\text{MR}}$ is not controlled externally, then $\overline{\text{MR}}$ can be left disconnected. If the logic signal controlling $\overline{\text{MR}}$ is less than VDD, then additional current flows from VDD into $\overline{\text{MR}}$ internally. For minimum current consumption, drive $\overline{\text{MR}}$ to either VDD or GND. $V_{\overline{\text{MR}}}$ should not be higher than VDD voltage.

Feature Description (continued)




Figure 31. Timing Diagram $\overline{\text{MR}}$ and $\overline{\text{RESET}}$ for X2SON (DPW) Package

8.3.5 Output Logic

8.3.5.1 $\overline{\text{RESET}}$ Output, Active-Low

$\overline{\text{RESET}}$ remains high (deasserted) as long as VDD is above the negative threshold (V_{IT-}). If VDD falls below the negative threshold (V_{IT-}), then reset is asserted and $\overline{\text{RESET}}$ transitions to logic low (V_{OL}).

When VDD rises above V_{IT+} , the delay circuit holds $\overline{\text{RESET}}$ active and logic low for the specified reset delay period (t_D). When the reset delay has elapsed, the $\overline{\text{RESET}}$ pin transitions to high voltage (V_{OH}).

The open-drain version requires a pull-up resistor to hold the $\overline{\text{RESET}}$ pin high because the internal MOSFET turns off causing $\overline{\text{RESET}}$ output to pull-up to the pull-up voltage. Connect the pull-up resistor to the desired interface voltage logic. $\overline{\text{RESET}}$ can be pulled up to any voltage up to maximum voltage independent of the VDD voltage. To ensure proper voltage levels, take care when choosing the pull-up resistor values. The pull-up resistor value is determined by V_{OL} , the output capacitive loading, and the output leakage current ($I_{LKG(OD)}$).

The push-pull variant does not require a pull-up resistor.

8.3.5.2 RESET Output, Active-High

RESET remains logic low (deasserted) as long as VDD is above the positive threshold (V_{IT+}). If VDD falls below the negative threshold (V_{IT-}), then reset is asserted and RESET transitions to logic high (V_{OH}).

When VDD rises above V_{IT+} , the delay circuit holds RESET active and logic high for the specified reset delay period (t_D). When the reset delay has elapsed the RESET pin transitions to low voltage (V_{OL}).

8.4 Device Functional Modes

summarizes the various functional modes of the device.

V _{DD}	$\overline{\text{MR}}$ (X2SON package only)	RESET (Active-High)	RESET (Active-Low)
$V_{DD} < V_{POR}$	N/A	Undefined	Undefined
$V_{POR} < V_{DD} < V_{IT-}$	N/A	H	L
$V_{DD} \geq V_{IT-}$	L	H	L
$V_{DD} \geq V_{IT+}$	H	L	H

8.4.1 Normal Operation ($V_{DD} > V_{DD(min)}$)

When VDD voltage is greater than $V_{DD(min)}$, the reset signal is determined by the voltage on the VDD pin with respect to the trip point (V_{IT-}).

8.4.2 VDD Between VPOR and $V_{DD(min)}$

When the voltage on VDD is less than the $V_{DD(min)}$ voltage and greater than the power-on-reset voltage (V_{POR}), the reset signal is asserted.

8.4.3 Below Power-On-Reset ($V_{DD} < V_{POR}$)

When the voltage on VDD is lower than V_{POR} , the device does not have enough bias voltage to internally pull the asserted output low or high and reset voltage level is undefined.

9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The TLV803E, TLV809E, and TLV810E devices are used for voltage monitoring. These devices have only three pins: VDD, GND, and $\overline{\text{RESET}}$ (or RESET for TLV810E). There are at the most two external components: a capacitor on the VDD pin and a pull-up resistor on the $\overline{\text{RESET}}$ /RESET to VDD or another pull-up voltage for the open-drain variants. The design involves choosing the device with the desired voltage threshold and output topology and adding these components, if needed, as explained in the following sections.

9.2 Typical Application

A typical application for TLV803E, TLV809E, and TLV810E devices is voltage rail monitoring. This rail can be the input power supply or the output of an LDO or DC/DC converter. Figure 32 shows the TLV803EA29 monitoring the supply rail for a DSP, FPGA, or ASIC. This rail is at 3.3 V and generated by an LDO with an input power supply of 5 V. The supervisor is needed to make sure that the supply to the MCU/ASIC/FPGA/DSP is above a certain voltage threshold. If the supply voltage drops below a certain threshold, supervisor generates a reset output to indicate to the MCU that the supply is going down so that the MCU can take actions to save register data before supply enters brown-out conditions.




Figure 32. The Output of LDO Powering the MCU is Monitored by the TLV803EA29

9.2.1 Design Requirements

This design monitors a 3.3-V rail and flags an undervoltage fault at the $\overline{\text{RESET}}$ output when supply rail falls approximately 12% below the nominal rail voltage. The TLV803E device has an open-drain output topology so a pull-up resistor is required and chosen such that the $\overline{\text{RESET}}$ current ($I_{\overline{\text{RESET}}}$) spec of ± 5 mA is not violated. Pull-up resistors between 10 k Ω and 1 M Ω are recommended. If you are using the TLV809E device variant, no pull-up resistor is required because TLV809E has push-pull output topology.



9.2.2 Detailed Design Procedure

Select the TLV803EA29DBZR to satisfy the voltage threshold requirement for 3.3-V rail monitoring. As mentioned in , the TLV803EA29DBZR triggers an undervoltage fault at the $\overline{\text{RESET}}$ output when VDD falls below V_{IT} , which is 2.93 V for this device variant. Place a pull-up resistor on RESET to VDD to satisfy the output logic requirement while not violating the $I_{\overline{\text{RESET}}}$ recommended limit.

Typical Application (continued)

9.2.3 Application Curves

Figure 33 and Figure 34 show the TLV803EA29 functionality. In Figure 33, the VDD supply voltage drops from 30% above $V_{IT-} = 3.8\text{ V}$ to 10% below $V_{IT-} = 2.6\text{ V}$ with a $0.1\text{-}\mu\text{F}$ capacitor on VDD. The $\overline{\text{RESET}}$ output is connected to VDD through the pull-up resistor so when the VDD supply voltage drops. The $\overline{\text{RESET}}$ output discharges down to the VDD supply voltage through the pull-up resistor and $\overline{\text{RESET}}$ pin capacitance. Once the high-to-low propagation delay t_{PD_HL} expires, the internal MOSFET turns on and asserts $\overline{\text{RESET}}$ to logic low. Note that t_{PD_HL} varies with VDD specifically on how much VDD drops and how quickly in addition to the VDD and $\overline{\text{RESET}}$ pin capacitances. In Figure 34, VDD rises from 2 V to 4 V and the $\overline{\text{RESET}}$ output deasserts to logic high after the reset delay time (t_D) expires.



1. Typical $t_{PD_HL} = 30\text{ }\mu\text{s}$ for VDD falling from ($V_{IT+} + 30\%$) to ($V_{IT-} - 10\%$).
2. VDD does not fall all the way to 0 V so $\overline{\text{RESET}}$ momentarily discharges to VDD until t_{PD_HL} expires.

9.3 Typical Application

A typical use case for the push-pull active-high device variant TLV810E is overvoltage monitoring. The TLV810E can monitor a power supply, a MCU power rail, or a battery during charging for example. The VDD pin monitors the voltage rail and once VDD rises above V_{IT+} , the RESET output deactivates to logic low after the reset delay time t_D . If VDD falls below V_{IT-} , the RESET output activates to logic high after the propagation delay (t_{PD_HL}). The voltage thresholds and the reset delay time depends on the device variant. See [Device Comparison](#) for device variant naming nomenclature.




Figure 35. TLV810E Overvoltage Monitor Circuit for Battery Charger

9.3.1 Design Requirements

In this application design, the TLV810E device is monitoring a 3 V battery connected to a battery charger. The battery charger turns on when the battery voltage is below 2.9 V and turns off once the battery charges to 2.93 V and remains at 2.93 V for at least 200 ms. The design must be low power and not consume more than 500 nA typical.

9.3.2 Detailed Design Procedure

Select the TLV810EA29 to accomplish this design. The TLV810EA29 is a push-pull active-high device with a $V_{IT-} = 2.9$ V and $V_{IT+} = 2.9 + 1.2\% = 2.93$ V. Because the device is a push-pull output and the device threshold meets the design requirements, no external resistors are needed. The TLV810EA29 device variant comes with 200 ms reset delay time meaning VDD must be above V_{IT+} for at least 200 ms for the RESET output to transition to logic low to turn off the battery charger. This device meets the low power requirement because the TLV810E only consumes 250 nA typical.

10 Power Supply Recommendations

These devices are designed to operate from an input supply range of 1.7 V to 6 V. An input supply capacitor is recommended between the VDD pin and GND pin. If the voltage supply that provides power to VDD is susceptible to any large voltage transient that can exceed VDD maximum, the user must take additional precautions.

11 Layout

11.1 Layout Guidelines

Make sure that the connection to the VDD pin is low impedance. Good analog design practice recommends placing a minimum 0.1-μF ceramic capacitor as close to the VDD pin as possible. A pull-up resistor is required for the open-drain output. Place the pull-up resistor on the RESET pin as close to the pin as possible.

11.2 Layout Example





Figure 36. TLV803E, TLV809E, and TLV810E SOT23 (DBZ) Layout Example



Pull-up resistor required for Open-Drain output

Figure 37. TLV803E, TLV809E, and TLV810E X2SON (DPW) Layout Example

12 Device and Documentation Support

12.1 Device Support

12.1.1 Device Nomenclature

shows how to decode the function of the device based on its part number. For example: TLV803EA29DBZR is open-drain, active-low, 200 ms reset delay, 2.93 V threshold voltage, Pin 1 = GND, SOT23-3 pin package, and large reel option.

shows all the possible variants of the TLV80xE and TLV81xE. Refer to the orderable device information table for the options available to order. Contact Texas Instruments for the details and availability of devices not in the orderable device information table.

Table 1. Device Naming Convention

DESCRIPTION	NOMENCLATURE	VALUE
Part Number	TLV803E	Open-Drain, Active-Low
	TLV809E	Push-Pull, Active-Low
	TLV810E	Push-Pull, Active-High
Reset Time Delay Option	A	200 ms
	B	40 μ s
	C	10 ms
	D	50 ms
	E	100 ms
	F	400 ms
Threshold Voltage Option	17	1.7 V
	18	1.8 V
	19	1.9 V
	24	2.4 V
	26	2.64 V
	29	2.93 V
	30	3.08 V
	43	4.38 V
	46	4.63 V
Reverse Pinout Indicator	R	Pin 1 = $\overline{\text{RESET}}$ Pin 2 = GND
Package Option	DBZ	SOT23-3 pin
	DCK	SC70-3 pin
	DPW	X2SON-5 pin
Reel	R	Large reel

12.2 Documentation Support

12.2.1 Related Documentation

For related documentation see the following:

- Texas Instruments, [TLV803EA29EVM User Guide](#)
- Texas Instruments, [Voltage Supervisors \(Reset ICs\): Frequently Asked Questions \(FAQs\)](#)

12.3 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to order now.

Table 2. Related Links

PARTS	PRODUCT FOLDER	ORDER NOW	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
TLV803E	Click here	Click here	Click here	Click here	Click here
TLV809E	Click here	Click here	Click here	Click here	Click here
TLV810E	Click here	Click here	Click here	Click here	Click here

12.4 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.5 Support Resources

[TI E2E™ support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

12.6 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

12.7 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.8 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
PTLV803EA26DPWR	ACTIVE	X2SON	DPW	5	3000	TBD	Call TI	Call TI	-40 to 125		Samples
PTLV803EA29DPWR	ACTIVE	X2SON	DPW	5	3000	TBD	Call TI	Call TI	-40 to 125		Samples
PTLV809EA26DPWR	ACTIVE	X2SON	DPW	5	3000	TBD	Call TI	Call TI	-40 to 125		Samples
PTLV809EA29DPWR	ACTIVE	X2SON	DPW	5	3000	TBD	Call TI	Call TI	-40 to 125		Samples
PTLV809EA46DPWR	ACTIVE	X2SON	DPW	5	3000	TBD	Call TI	Call TI	-40 to 125		Samples
TLV803EA26DBZR	ACTIVE	SOT-23	DBZ	3	3000	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-40 to 125	326A	Samples
TLV803EA26DCKR	ACTIVE	SC70	DCK	3	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	32A	Samples
TLV803EA26RDBZR	ACTIVE	SOT-23	DBZ	3	3000	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-40 to 125	36AR	Samples
TLV803EA29DBZR	ACTIVE	SOT-23	DBZ	3	3000	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-40 to 125	329A	Samples
TLV803EA29DCKR	ACTIVE	SC70	DCK	3	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	39A	Samples
TLV803EA29RDBZR	ACTIVE	SOT-23	DBZ	3	3000	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-40 to 125	39AR	Samples
TLV803EA30DCKR	ACTIVE	SC70	DCK	3	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	30A	Samples
TLV803EA43DBZR	ACTIVE	SOT-23	DBZ	3	3000	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-40 to 125	343A	Samples
TLV803EA43RDBZR	ACTIVE	SOT-23	DBZ	3	3000	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-40 to 125	34AR	Samples
TLV803EB29DBZR	ACTIVE	SOT-23	DBZ	3	3000	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-40 to 125	329B	Samples
TLV803EB46DCKR	ACTIVE	SC70	DCK	3	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	36B	Samples
TLV803EC29DBZR	ACTIVE	SOT-23	DBZ	3	3000	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-40 to 125	329C	Samples
TLV803EC30DBZR	ACTIVE	SOT-23	DBZ	3	3000	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-40 to 125	330C	Samples

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TLV809EA26DBZR	ACTIVE	SOT-23	DBZ	3	3000	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-40 to 125	926A	Samples
TLV809EA29DBZR	ACTIVE	SOT-23	DBZ	3	3000	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-40 to 125	929A	Samples
TLV809EA29DCKR	ACTIVE	SC70	DCK	3	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	99A	Samples
TLV809EA30DBZR	ACTIVE	SOT-23	DBZ	3	3000	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-40 to 125	930A	Samples
TLV809EA43DBZR	ACTIVE	SOT-23	DBZ	3	3000	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-40 to 125	943A	Samples
TLV809EA46DBZR	ACTIVE	SOT-23	DBZ	3	3000	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-40 to 125	946A	Samples
TLV809EC26DBZR	ACTIVE	SOT-23	DBZ	3	3000	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-40 to 125	926C	Samples
TLV809EC46DBZR	ACTIVE	SOT-23	DBZ	3	3000	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-40 to 125	946C	Samples
TLV810EA29DBZR	ACTIVE	SOT-23	DBZ	3	3000	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-40 to 125	029A	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSELETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.


⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV803EA26DBZR	SOT-23	DBZ	3	3000	178.0	9.0	3.15	2.77	1.22	4.0	8.0	Q3
TLV803EA26DCKR	SC70	DCK	3	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TLV803EA26RDBZR	SOT-23	DBZ	3	3000	178.0	9.0	3.15	2.77	1.22	4.0	8.0	Q3
TLV803EA29DBZR	SOT-23	DBZ	3	3000	178.0	9.0	3.15	2.77	1.22	4.0	8.0	Q3
TLV803EA29DCKR	SC70	DCK	3	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TLV803EA29RDBZR	SOT-23	DBZ	3	3000	178.0	9.0	3.15	2.77	1.22	4.0	8.0	Q3
TLV803EA30DCKR	SC70	DCK	3	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TLV803EA43DBZR	SOT-23	DBZ	3	3000	178.0	9.0	3.15	2.77	1.22	4.0	8.0	Q3
TLV803EA43RDBZR	SOT-23	DBZ	3	3000	178.0	9.0	3.15	2.77	1.22	4.0	8.0	Q3
TLV803EB29DBZR	SOT-23	DBZ	3	3000	178.0	9.0	3.15	2.77	1.22	4.0	8.0	Q3
TLV803EB46DCKR	SC70	DCK	3	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TLV803EC29DBZR	SOT-23	DBZ	3	3000	178.0	9.0	3.15	2.77	1.22	4.0	8.0	Q3
TLV803EC30DBZR	SOT-23	DBZ	3	3000	178.0	9.0	3.15	2.77	1.22	4.0	8.0	Q3
TLV809EA26DBZR	SOT-23	DBZ	3	3000	178.0	9.0	3.15	2.77	1.22	4.0	8.0	Q3
TLV809EA29DBZR	SOT-23	DBZ	3	3000	178.0	9.0	3.15	2.77	1.22	4.0	8.0	Q3
TLV809EA29DCKR	SC70	DCK	3	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TLV809EA30DBZR	SOT-23	DBZ	3	3000	178.0	9.0	3.15	2.77	1.22	4.0	8.0	Q3
TLV809EA43DBZR	SOT-23	DBZ	3	3000	178.0	9.0	3.15	2.77	1.22	4.0	8.0	Q3

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV809EA46DBZR	SOT-23	DBZ	3	3000	178.0	9.0	3.15	2.77	1.22	4.0	8.0	Q3
TLV809EC26DBZR	SOT-23	DBZ	3	3000	178.0	9.0	3.15	2.77	1.22	4.0	8.0	Q3
TLV809EC46DBZR	SOT-23	DBZ	3	3000	178.0	9.0	3.15	2.77	1.22	4.0	8.0	Q3
TLV810EA29DBZR	SOT-23	DBZ	3	3000	178.0	9.0	3.15	2.77	1.22	4.0	8.0	Q3

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV803EA26DBZR	SOT-23	DBZ	3	3000	180.0	180.0	18.0
TLV803EA26DCKR	SC70	DCK	3	3000	180.0	180.0	18.0
TLV803EA26RDBZR	SOT-23	DBZ	3	3000	180.0	180.0	18.0
TLV803EA29DBZR	SOT-23	DBZ	3	3000	180.0	180.0	18.0
TLV803EA29DCKR	SC70	DCK	3	3000	180.0	180.0	18.0
TLV803EA29RDBZR	SOT-23	DBZ	3	3000	180.0	180.0	18.0
TLV803EA30DCKR	SC70	DCK	3	3000	180.0	180.0	18.0
TLV803EA43DBZR	SOT-23	DBZ	3	3000	180.0	180.0	18.0
TLV803EA43RDBZR	SOT-23	DBZ	3	3000	180.0	180.0	18.0
TLV803EB29DBZR	SOT-23	DBZ	3	3000	180.0	180.0	18.0
TLV803EB46DCKR	SC70	DCK	3	3000	180.0	180.0	18.0
TLV803EC29DBZR	SOT-23	DBZ	3	3000	180.0	180.0	18.0
TLV803EC30DBZR	SOT-23	DBZ	3	3000	180.0	180.0	18.0


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV809EA26DBZR	SOT-23	DBZ	3	3000	180.0	180.0	18.0
TLV809EA29DBZR	SOT-23	DBZ	3	3000	180.0	180.0	18.0
TLV809EA29DCKR	SC70	DCK	3	3000	180.0	180.0	18.0
TLV809EA30DBZR	SOT-23	DBZ	3	3000	180.0	180.0	18.0
TLV809EA43DBZR	SOT-23	DBZ	3	3000	180.0	180.0	18.0
TLV809EA46DBZR	SOT-23	DBZ	3	3000	180.0	180.0	18.0
TLV809EC26DBZR	SOT-23	DBZ	3	3000	180.0	180.0	18.0
TLV809EC46DBZR	SOT-23	DBZ	3	3000	180.0	180.0	18.0
TLV810EA29DBZR	SOT-23	DBZ	3	3000	180.0	180.0	18.0

GENERIC PACKAGE VIEW

DBZ 3

SOT-23 - 1.12 mm max height

SMALL OUTLINE TRANSISTOR



Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.

4203227/C


DBZ0003A



PACKAGE OUTLINE

SOT-23 - 1.12 mm max height

SMALL OUTLINE TRANSISTOR



4214838/C 04/2017

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Reference JEDEC registration TO-236, except minimum foot length.

EXAMPLE BOARD LAYOUT



DBZ0003A

SOT-23 - 1.12 mm max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE
SCALE:15X



SOLDER MASK DETAILS

4214838/C 04/2017

NOTES: (continued)


4. Publication IPC-7351 may have alternate designs.
5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DBZ0003A

SOT-23 - 1.12 mm max height

SMALL OUTLINE TRANSISTOR




SOLDER PASTE EXAMPLE
BASED ON 0.125 THICK STENCIL
SCALE:15X

4214838/C 04/2017

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
7. Board assembly site may have different recommendations for stencil design.


DCK0003A



PACKAGE OUTLINE

SOT-SC70 - 1.1 max height

SMALL OUTLINE TRANSISTOR SC70



4220745/A 03/2019

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Reference JEDEC MO-203.

EXAMPLE BOARD LAYOUT


DCK0003A

SOT-SC70 - 1.1 max height

SMALL OUTLINE TRANSISTOR SC70



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:18X



SOLDER MASK DETAILS

4220745/A 03/2019

NOTES: (continued)


4. Publication IPC-7351 may have alternate designs.
5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DCK0003A

SOT-SC70 - 1.1 max height

SMALL OUTLINE TRANSISTOR SC70



SOLDER PASTE EXAMPLE
BASED ON 0.125 THICK STENCIL
SCALE:18X

4220745/A 03/2019

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
7. Board assembly site may have different recommendations for stencil design.

GENERIC PACKAGE VIEW

DPW 5

X2SON - 0.4 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.

4211218-3/D

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2020, Texas Instruments Incorporated