

Feature



- High Performance Protection for SLICs with +ve and -ve Battery Supplies
- Wide -110 V to +110 V Programming Range
- Low 5 mA max. Gate Triggering Current
- Dynamic Protection Performance Specified for International Surge Waveshapes

Application

- Wireless Local Loop
- Access Equipment
- Regenerated POTS
- VOIP Applications
- VoIP

Description

The SVG110S is a programmable overvoltage protection device designed to protect modern dual polarity supply rail ringing SLICs (Subscriber Line Interface Circuits) against overvoltages on the telephone line. Overvoltages can be caused by lightning, a.c. power contact and induction. Four separate protection structures are used, two positive and two negative to provide optimum protection during Metallic(Differential) and Longitudinal (Common Mode) protection conditions in both polarities. Dynamic protection performance is specified under typical international surge waveforms from Telcordia GR-1089-CORE, ITU-T K.44 and YD/T 950.



Schematic Diagram

Absolute Maximum Ratings

(T_A=25°C, Unless otherwise specified.)

Parameter	Symbol	Value	Unit
Non-repetitive peak impulse current ^(1, 2, 3, 4) 10/1000µS (Telcordia GR-1089-CORE) 5/310µS (ITU-T K.20, K.21, K.45, K.44 wave shape 10/700s) 2/10µS (Telcordia GR-1089-CORE)	I _{PPSM}	±30 ±45 ±100	A
Non-repetitive peak on-state current, 50 Hz / 60 Hz ^(1, 2, 3, 5) 0.2s 1s 900s	I _{TSM}	9.0 5.0 1.7	A
Repetitive peak off-state voltage V _{G1(Line)} = 0, V _{G2} ≥ +5 V V _{G2(Line)} = 0, V _{G1} ≥ -5 V	V _{DRM}	-120 +120	V
Maximum negative battery supply voltage	V _{G1M}	-110	V
Maximum positive battery supply voltage	V _{G2M}	+110	V
Maximum differential battery supply voltage	ΔV(BAT)M	220	V
Junction temperature	T _J	-40 to +150	°C
Storage temperature range	T _{STG}	-65 to +150	°C
Junction to ambient thermal resistance ⁽⁶⁾	R _{θJA}	55 (Typ.)	°C/W

Notes:

1. Initially the device must be in thermal equilibrium with $T_J = 25^\circ\text{C}$. The surge may be repeated after the device returns to its initial conditions.
2. The rated current values may be applied to either of the Line to Ground terminal pairs. Additionally, both terminal pairs may have their rated current values applied simultaneously (in this case the Ground terminal current will be twice the rated current value of a single terminal pair).
3. Rated currents only apply if pins 6 & 7 (Ground) are connected together.
4. Applies for the following bias conditions: $V_{G1} = -20\text{ V to }-110\text{ V}$, $V_{G2} = 0\text{ V to }+110\text{ V}$.
5. EIA/JESD51-2 environment and EIA/JESD51-7 high effective thermal conductivity test board (multi-layer) connected with 0.6 mm printed wiring track widths.
6. EIA/JESD51-2 Environment, $P_{TOT} = 4\text{ W}$, EIA/JESD51-7 high effective thermal conductivity test board (multi-layer) connected with 0.6 mm printed wiring track widths.

Electrical Characteristics

($T_A=25^\circ\text{C}$, Unless otherwise specified.)

Parameter	Symbols	Conditions	Min	Typ	Max	Units
Off-state current	I_D	$V_D = V_{DRM}$ $V_{G1(\text{Line})} = 0$ $V_{G2} \geq +5\text{ V}$			-5 -50	μA
		$V_D = V_{DRM}$ $V_{G2(\text{Line})} = 0$ $V_{G1} \leq -5\text{ V}$	$T_A = 25^\circ\text{C}$ $T_A = 85^\circ\text{C}$		+5 +50	μA
Negative-gate leakage current	$I_{G1(\text{Line})}$	$V_{G1(\text{Line})} = -220\text{ V}$			-5	μA
Positive-gate leakage current	$I_{G2(\text{Line})}$	$V_{G2(\text{Line})} = +220\text{ V}$			+5	μA
Gate-Line impulse breakover voltage	$V_{G1L(\text{BO})}$	$V_{G1} = -100\text{V}$, $I_T = -100\text{ A}$ ⁽⁷⁾ $V_{G1} = -100\text{V}$, $I_T = -30\text{ A}$			-15 -11	V
Gate-Line impulse breakover voltage	$V_{G2L(\text{BO})}$	$V_{G1} = +100\text{V}$, $I_T = +100\text{ A}$ ⁽⁷⁾ $V_{G1} = +100\text{V}$, $I_T = +30\text{ A}$			+15 +11	V
Negative holding current	I_{H-}	$V_{G1} = -60\text{ V}$, $I_T = -1\text{A}$, $di/dt = 1\text{A/ms}$	-150			mA
Negative-gate trigger current	I_{G1T}	$I_T = -5\text{A}$, $tp(g) \geq 20\mu\text{s}$, $V_{G1} = -60\text{V}$			+5	mA
Positive-gate trigger current	I_{G2T}	$I_T = 5\text{A}$, $tp(g) \geq 20\mu\text{s}$, $V_{G2} = 60\text{V}$			-5	mA
Line - Ground off-state capacitance	C_O	$f = 1\text{MHz}$, $V_D = -3\text{V}$, $G1 \& G2$ open circuit		32		pF

Typical Characteristic Curves

Fig.1 Off-state capacitance vs off-state voltage







Fig.2 Non-Repetitive peak on-state current vs Current duration




Product Dimension



PAD Dimension




Package Informations



K0	D	E	F	W	P0	P1	P	t
2.40±0.10	1.55±0.05	1.75±0.10	7.50±0.10	16.00±0.30	2.00±0.10	4.00±0.10	12.00±0.10	0.30±0.10

Part Number System



Marking

