

TPS7A88-Q1 汽车双路 1A 低噪声 (4 μV_{RMS}) LDO 稳压器


1 特性

- 符合 AEC-Q100 标准，其中包括以下内容：
 - 温度等级 1: $-40^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$
 - HBM ESD 分类等级 2
 - CDM ESD 分类等级 C5
- 两个独立的 LDO 通道
- 低输出噪声: $4\mu\text{V}_{\text{RMS}}$ (10Hz 至 100kHz)
- 低压降: 1A 电流时为 230mV (最大值)
- 宽输入电压范围: 1.4V 至 6.5V
- 宽输出电压范围: 0.8V 至 5.15V
- 高电源纹波抑制:
 - 100Hz 时为 70dB
 - 100kHz 时为 40dB
 - 1MHz 时为 40dB
- 线路、负载和温度范围内的精度为 1%
- 出色的负载瞬态响应
- 可调启动浪涌控制
- 可选软启动充电电流
- 独立开漏电源正常 (PG) 输出
- 与 10 μF 或更大的陶瓷输出电容器一起工作时保持稳定
- 低热阻: $R_{\theta\text{JA}} = 39.8^{\circ}\text{C/W}$
- 4mm $\times$ 4mm 可湿性侧面 WQFN 封装

2 应用

- 汽车应用中的射频和雷达 电源
- 汽车用高级驾驶员辅助系统 (ADAS) 电子控制单元 (ECU)
- 远程信息处理控制单元
- 信息娱乐系统和仪表组
- 高速接口 (I/F) (锁相环 (PLL) 和压控振荡器 (VCO))

典型应用图



Copyright © 2017, Texas Instruments Incorporated

3 说明

TPS7A88-Q1 是一款双路低噪声 ($4\mu\text{V}_{\text{RMS}}$) 低压降 (LDO) 稳压器，每通道具有 1A 的拉电流能力，且最高压降为 250mV。

TPS7A88-Q1 提供两个独立的 LDO，极具灵活性，解决方案尺寸要比两个单通道 LDO 小 50% 左右。每个输出可通过外部电阻在 0.8V 至 5.15V 范围内进行调节。TPS7A88-Q1 的宽输入电压范围支持其在低至 1.4V 和高达 6.5V 的电压下工作。

凭借 1% 的输出电压精度（整个线路、负载和温度范围内）和用于降低浪涌电流的软启动功能，TPS7A88-Q1 非常适合为敏感类模拟低压器件（例如压控振荡器 [VCO]、模数转换器 [ADC]、数模转换器 [DAC]、高端处理器和现场可编程门阵列 [FPGA]）供电。


TPS7A88-Q1 旨在为射频、雷达通信和远程信息处理等应用中的噪声敏感类组件供电。此器件具有较低的 $4\mu\text{V}_{\text{RMS}}$ 输出噪声和宽带 PSRR (1MHz 时为 40dB)，可最大限度地减少相位噪声和时钟抖动。这些特性最大限度提升了计时器件、ADC 和 DAC 的性能。TPS7A88-Q1 采用了可湿性侧面，可轻松进行光学检查。

器件信息⁽¹⁾

器件型号	封装	封装尺寸 (标称值)
TPS7A88-Q1	WQFN (20)	4.00mm $\times$ 4.00mm

(1) 如需了解所有可用封装，请参阅产品说明书末尾的封装选项附录。

频谱噪声密度与输出电压间的关系




目录

1	特性	1	7.4	Device Functional Modes.....	18
2	应用	1	8	Application and Implementation	19
3	说明	1	8.1	Application Information.....	19
4	修订历史记录	2	8.2	Typical Application	30
5	Pin Configuration and Functions	3	9	Power Supply Recommendations	32
6	Specifications	4	10	Layout	32
6.1	Absolute Maximum Ratings	4	10.1	Layout Guidelines	32
6.2	ESD Ratings.....	4	10.2	Layout Example	33
6.3	Recommended Operating Conditions.....	4	11	器件和文档支持	34
6.4	Thermal Information	4	11.1	器件支持	34
6.5	Electrical Characteristics.....	5	11.2	文档支持	34
6.6	Typical Characteristics	7	11.3	社区资源	34
7	Detailed Description	14	11.4	商标	35
7.1	Overview	14	11.5	静电放电警告	35
7.2	Functional Block Diagram	14	11.6	Glossary	35
7.3	Feature Description.....	15	12	机械、封装和可订购信息	36

4 修订历史记录

Changes from Original (August 2017) to Revision A	Page
• 已更改 将“低热阻: $R_{\theta JA}$ ”从 40°C/W 更改为 39.8°C/W 以便与热性能信息 表内容匹配.....	1
• Deleted output voltage range from <i>Recommended Operating Conditions</i> table; this parameter is already listed in the <i>Electrical Characteristics</i> table	4
• Changed ENx pin current parameter min and max values from $\pm 0.2 \mu A$ to $\pm 0.5 \mu A$ in <i>Electrical Characteristics</i> table.....	5

5 Pin Configuration and Functions



Pin Functions

PIN			DESCRIPTION
NAME	NO.	I/O	
EN1	20	I	Enable pin for each channel. These pins turn the regulator on and off. If $V_{ENx}^{(1)} \geq V_{IH(ENx)}$, then the regulator is enabled. If $V_{ENx} \leq V_{IL(ENx)}$, then the regulator is disabled. The ENx pin must be connected to INx if the enable function is not used.
EN2	6		
FB1	16	I	Feedback pins connected to the error amplifier. Although not required, a TI recommends a 10-nF feedforward capacitor from FBx to OUTx (as close as possible to the device) to maximize AC performance. The use of a feedforward capacitor can disrupt PGx (power good) functionality. See Feedforward Capacitor (C_{FFx}) and Setting the Output Voltage (Adjustable Operation) for more details.
FB2	10		
GND	3, 13	—	Ground pins. These pins must be connected to ground, the thermal pad, and each other with a low-impedance connection.
IN1	1, 2	I	Input supply pins for LDO 1. An input capacitor with a value of 10 μ F or larger (5 μ F or greater of effective capacitance) is required. Place the input capacitor as close as possible to the input.
IN2	4, 5	I	Input supply pins for LDO 2. An input capacitor with a value of 10 μ F or larger (5 μ F or greater of effective capacitance) is required. Place the input capacitor as close as possible to the input.
NR/SS1	19	—	Noise-reduction and soft-start pin for each channel. Connecting an external capacitor between this pin and ground reduces reference voltage noise and enables the soft-start function. Although not required, TI recommends connecting a capacitor with a value of 10 nF or larger from NR/SSx to GND (as close as possible to the pin) to maximize AC performance. See Noise-Reduction and Soft-Start Capacitor (C_{NR/SSx}) for more details.
NR/SS2	7		
OUT1	14, 15	O	Regulated outputs for LDO 1. A ceramic capacitor with a value of 5 μ F or larger (10 μ F or greater of effective capacitance) from OUTx to ground is required for stability and must be placed as close as possible to the output. Minimize the impedance from the OUT1 pin to the load. See Input and Output Capacitor (C_{INx} and C_{OUTx}) for more details.
OUT2	11, 12	O	Regulated outputs for LDO 2. A ceramic capacitor with a value of 10 μ F or larger (5 μ F or greater of effective capacitance) from OUTx to ground is required for stability and must be placed as close as possible to the output. Minimize the impedance from the OUT2 pin to the load. See Input and Output Capacitor (C_{INx} and C_{OUTx}) for more details.
PG1	17	O	Open-drain power-good indicator pins for the LDO 1 and LDO 2 output voltages. A 10-k Ω to 100-k Ω external pullup resistor is required. These pins can be left floating or connected to GND if not used. The use of a feedforward capacitor can disrupt power-good functionality. See Feedforward Capacitor (C_{FFx}) for more details.
PG2	9		
SS_CTRL1	18	I	Soft-start control pins for each channel. Connect these pins to GND or INx to allow normal or fast charging of the NR/SSx capacitor. If a C _{NR/SSx} capacitor is not used, SS_CTRLx must be connected to GND to avoid output overshoot.
SS_CTRL2	8		
Thermal pad		—	Connect the thermal pad to a large-area ground plane. The thermal pad is internally connected to GND.

(1) Lowercase x indicates that the specification under consideration applies to both channel 1 and channel 2, one channel at a time.

6 Specifications

6.1 Absolute Maximum Ratings

over operating junction temperature range and all voltages with respect to GND (unless otherwise noted)^{(1) (2)}

		MIN	MAX	UNIT
Voltage	INx, PGx, ENx	−0.3	7	V
	OUTx, SS_CTRLx	−0.3	$V_{INx} + 0.3^{(3)}$	
	NR/SSx, FBx	−0.3	3.6	
Current	OUTx	Internally limited	Internally limited	A
	PGx (sink current into device)		5	mA
Operating junction temperature, T_J		−55	150	°C
Storage temperature, T_{stg}		−55	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) Lowercase x indicates that the specification under consideration applies to both channel 1 and channel 2, one channel at a time.
- (3) The absolute maximum rating is $V_{INx} + 0.3$ V or 7 V, whichever is smaller.

6.2 ESD Ratings

		VALUE	UNIT
$V_{(ESD)}$ Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 ⁽¹⁾	±2000	V
	Charged-device model (CDM), per AEC Q100-011	±750	

- (1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions

over operating junction temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V_{INx}	Input supply voltage range	1.4	6.5	V
I_{OUTx}	Output current	0	1	A
C_{INx}	Input capacitor, each input	10		μF
C_{OUTx}	Output capacitor, each output	10		μF
$C_{NR/SSx}$	Noise-reduction capacitor		1	μF
R_{PG}	Power-good pullup resistance	10	100	kΩ
T_J	Junction temperature range	−40	140	°C

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		TPS7A88-Q1	UNIT
		RTJ (WQFN)	
		20 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	39.8	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	27.7	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	16.9	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	0.3	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	16.6	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	1.5	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

6.5 Electrical Characteristics

over operating temperature range ($T_J = -40^{\circ}\text{C}$ to $+140^{\circ}\text{C}$), $V_{\text{INX}} = 1.4\text{ V}$, $V_{\text{OUTX(TARGET)}} = 0.8\text{ V}$, $I_{\text{OUTX}} = 5\text{ mA}$, $V_{\text{ENX}} = 1.4\text{ V}$, $C_{\text{OUTX}} = 10\text{ }\mu\text{F}$, $C_{\text{NR/SSX}} = 0\text{ nF}$, $C_{\text{FFX}} = 0\text{ nF}$, $\text{SS_CTRL}_X = \text{GND}$, PG_X pin pulled up to V_{INX} with $100\text{ k}\Omega$, and for each channel; typical values are at $T_J = 25^{\circ}\text{C}$ ⁽¹⁾ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{INX}	Input supply voltage range		1.4		6.5	V
V_{REF}	Reference voltage			0.8		V
V_{UVLO}	Input supply UVLO	V_{INX} rising		1.31	1.39	V
V_{HYS}	V_{UVLO} Hysteresis			290		mV
V_{OUTX}	Output voltage range	$T_J = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$	0.8 – 1%		5.15 + 1%	V
			0.8 – 1.5%		5.15 + 1%	
	Output voltage accuracy ⁽²⁾⁽³⁾	$0.8\text{ V} \leq V_{\text{OUTX}} \leq 5.15\text{ V}$ $5\text{ mA} \leq I_{\text{OUTX}} \leq 1\text{ A}$ $T_J = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$	–1%		1%	
		$0.8\text{ V} \leq V_{\text{OUTX}} \leq 5.15\text{ V}$ $5\text{ mA} \leq I_{\text{OUTX}} \leq 1\text{ A}$	–1.5%		1%	
$\Delta V_{\text{OUTX}(\Delta V_{\text{INX}})}$	Line regulation	$I_{\text{OUTX}} = 5\text{ mA}$ $1.4\text{ V} \leq V_{\text{INX}} \leq 6.5\text{ V}$		0.003		%/V
$\Delta V_{\text{OUTX}(\Delta I_{\text{OUTX}})}$	Load regulation	$5\text{ mA} \leq I_{\text{OUTX}} \leq 1\text{ A}$		0.03		%/A
V_{DO}	Dropout voltage	$V_{\text{INX}} \geq 1.4\text{ V}$ $0.8\text{ V} \leq V_{\text{OUTX}} \leq 5.15\text{ V}$ $I_{\text{OUTX}} = 1\text{ A}$ $V_{\text{FBX}} = 0.8\text{ V} - 3\%$, $T_J = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$			225	mV
		$V_{\text{INX}} \geq 1.4\text{ V}$, $0.8\text{ V} \leq V_{\text{OUTX}} \leq 5.15\text{ V}$, $I_{\text{OUTX}} = 1\text{ A}$, $V_{\text{FBX}} = 0.8\text{ V} - 3\%$			250	mV
I_{LIM}	Output current limit	V_{OUTX} forced at $0.9 \times V_{\text{OUTX(TARGET)}}$, $V_{\text{INX}} = V_{\text{OUTX(TARGET)}} + 300\text{ mV}$	1.5	1.7	1.9	A
I_{GND}	GND pin current	Both channels enabled, per channel $V_{\text{INX}} = 6.5\text{ V}$, $I_{\text{OUTX}} = 5\text{ mA}$		2.1	3.5	mA
		Both channels enabled, per channel $V_{\text{INX}} = 1.4\text{ V}$, $I_{\text{OUTX}} = 1\text{ A}$			4	
I_{SDN}	Shutdown GND pin current	Both channels shutdown, per channel, $\text{PG}_X = (\text{open})$ $V_{\text{INX}} = 6.5\text{ V}$ $V_{\text{ENX}} = 0.4\text{ V}$		0.1	15	μA
I_{ENX}	ENx pin current	$V_{\text{INX}} = 6.5\text{ V}$ $0\text{ V} \leq V_{\text{ENX}} \leq 6.5\text{ V}$	–0.5		0.5	μA
$V_{\text{IL(ENX)}}$	ENx pin low-level input voltage (device disabled)		0		0.4	V
$V_{\text{IH(ENX)}}$	ENx pin high-level input voltage (device enabled)		1.1		6.5	V
$I_{\text{SS_CTRL}_X}$	SS_CTRLx pin current	$V_{\text{INX}} = 6.5\text{ V}$ $0\text{ V} \leq V_{\text{SS_CTRL}_X} \leq 6.5\text{ V}$	–0.2		0.2	μA
$V_{\text{IT(PG}_X)}$	PGx pin threshold	For PGx transitioning low with falling V_{OUTX} , expressed as a percentage of $V_{\text{OUTX(TARGET)}}$	82%	88.9%	93%	
$V_{\text{HYS(PG}_X)}$	PGx pin hysteresis	For PGx transitioning high with rising V_{OUTX} , expressed as a percentage of $V_{\text{OUTX(TARGET)}}$		1%		
$V_{\text{OL(PG}_X)}$	PGx pin low-level output voltage	$V_{\text{OUTX}} < V_{\text{IT(PG}_X)}$, $I_{\text{PG}_X} = -1\text{ mA}$ (current into device)			0.4	V
$I_{\text{kg(PG}_X)}$	PGx pin leakage current	$V_{\text{OUTX}} > V_{\text{IT(PG}_X)}$ $V_{\text{PG}_X} = 6.5\text{ V}$			1	μA
$I_{\text{NR/SS}_X}$	NR/SSx pin charging current	$V_{\text{NR/SS}_X} = \text{GND}$ $1.4\text{ V} \leq V_{\text{INX}} \leq 6.5\text{ V}$ $V_{\text{SS_CTRL}_X} = \text{GND}$	4	6.2	10	μA
		$V_{\text{NR/SS}_X} = \text{GND}$ $1.4\text{ V} \leq V_{\text{INX}} \leq 6.5\text{ V}$ $V_{\text{SS_CTRL}_X} = V_{\text{INX}}$	65	100	150	
I_{FBX}	FBx pin leakage current	$V_{\text{INX}} = 6.5\text{ V}$ $V_{\text{FBX}} = 0.8\text{ V}$	–100		100	nA

(1) Lowercase x indicates that the specification under consideration applies to both channel 1 and channel 2, one channel at a time.

(2) When the device is connected to external feedback resistors at the FBx pin, external resistor tolerances are not included.

(3) The device is not tested under conditions where $V_{\text{INX}} > V_{\text{OUTX}} + 2.5\text{ V}$ and $I_{\text{OUTX}} = 1\text{ A}$; the power dissipation is higher than the maximum rating of the package. This accuracy specification does not apply on any application condition that exceeds the power dissipation limit of the package under test.

TPS7A88-Q1

ZHCSG04A – AUGUST 2017 – REVISED SEPTEMBER 2017

www.ti.com.cn
Electrical Characteristics (continued)

over operating temperature range ($T_J = -40^{\circ}\text{C}$ to $+140^{\circ}\text{C}$), $V_{\text{INX}} = 1.4\text{ V}$, $V_{\text{OUTX(TARGET)}} = 0.8\text{ V}$, $I_{\text{OUTX}} = 5\text{ mA}$, $V_{\text{ENX}} = 1.4\text{ V}$, $C_{\text{OUTX}} = 10\text{ }\mu\text{F}$, $C_{\text{NR/SSX}} = 0\text{ nF}$, $C_{\text{FFX}} = 0\text{ nF}$, $\text{SS_CTRL}_x = \text{GND}$, PG_x pin pulled up to V_{INX} with $100\text{ k}\Omega$, and for each channel; typical values are at $T_J = 25^{\circ}\text{C}$ ⁽¹⁾ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
PSRR	Power-supply ripple rejection	$f = 500\text{ kHz}$ $V_{\text{INX}} = 3.8\text{ V}$ $V_{\text{OUTX}} = 3.3\text{ V}$ $I_{\text{OUTX}} = 750\text{ mA}$ $C_{\text{NR/SSX}} = 10\text{ nF}$ $C_{\text{FFX}} = 10\text{ nF}$		40		dB
V_n	Output noise voltage	$\text{BW} = 10\text{ Hz to }100\text{ kHz}$ $V_{\text{INX}} = 1.8\text{ V}$ $V_{\text{OUTX}} = 0.8\text{ V}$ $I_{\text{OUTX}} = 1\text{ A}$ $C_{\text{NR/SSX}} = 1\text{ }\mu\text{F}$ $C_{\text{FFX}} = 100\text{ nF}$		3.8		μV_{RMS}
	Noise spectral density	$f = 10\text{ kHz}$ $V_{\text{INX}} = 1.8\text{ V}$ $V_{\text{OUTX}} = 0.8\text{ V}$ $I_{\text{OUTX}} = 1\text{ A}$ $C_{\text{NR/SSX}} = 10\text{ nF}$ $C_{\text{FFX}} = 10\text{ nF}$		11		$\text{nV}/\sqrt{\text{Hz}}$
R_{diss}	Output active discharge resistance	$V_{\text{ENX}} = \text{GND}$		250		Ω
T_{sd}	Thermal shutdown temperature	Shutdown, temperature increasing		160		$^{\circ}\text{C}$
		Reset, temperature decreasing		140		

6.6 Typical Characteristics

at $T_J = 25^\circ\text{C}$, $1.4\text{ V} \leq V_{\text{INX}} < 6.5\text{ V}$, $V_{\text{INX}} \geq V_{\text{OUTX(TARGET)}} + 0.3\text{ V}$, $V_{\text{OUTX}} = 0.8\text{ V}$, $\text{SS_CTRLX} = \text{GND}$, $I_{\text{OUTX}} = 5\text{ mA}$, $V_{\text{ENX}} = 1.1\text{ V}$, $C_{\text{OUTX}} = 10\text{ }\mu\text{F}$, $C_{\text{NR/SSX}} = 0\text{ nF}$, $C_{\text{FFX}} = 0\text{ nF}$, PGx pin pulled up to V_{OUTX} with $100\text{ k}\Omega$, and $\text{SS_CTRLX} = \text{GND}$ (unless otherwise noted)




图 1. Power-Supply Rejection vs Output Current




图 2. Power-Supply Rejection vs $C_{\text{NR/SSX}}$




图 3. Power-Supply Rejection vs Input Voltage




图 4. Power-Supply Rejection vs Output Current




图 5. Power-Supply Rejection vs Output Capacitance




图 6. Power-Supply Rejection vs Input Voltage

Typical Characteristics (接下页)

at $T_J = 25^\circ\text{C}$, $1.4\text{ V} \leq V_{\text{INX}} < 6.5\text{ V}$, $V_{\text{INX}} \geq V_{\text{OUTX(TARGET)}} + 0.3\text{ V}$, $V_{\text{OUTX}} = 0.8\text{ V}$, $\text{SS_CTRLX} = \text{GND}$, $I_{\text{OUTX}} = 5\text{ mA}$, $V_{\text{ENX}} = 1.1\text{ V}$, $C_{\text{OUTX}} = 10\text{ }\mu\text{F}$, $C_{\text{NR/SSX}} = 0\text{ nF}$, $C_{\text{FFX}} = 0\text{ nF}$, PGx pin pulled up to V_{OUTX} with $100\text{ k}\Omega$, and $\text{SS_CTRLX} = \text{GND}$ (unless otherwise noted)




图 7. Channel-to-Channel Output Voltage Isolation vs Frequency




图 8. Spectral Noise Density vs Output Voltage




图 9. Spectral Noise Density vs $C_{\text{NR/SSX}}$




图 10. Spectral Noise Density vs C_{FFX}




图 11. Spectral Noise Density vs V_{INX}




图 12. Spectral Noise Density vs C_{OUTX}

Typical Characteristics (接下页)

at $T_J = 25^\circ\text{C}$, $1.4\text{ V} \leq V_{\text{INX}} < 6.5\text{ V}$, $V_{\text{INX}} \geq V_{\text{OUTX(TARGET)}} + 0.3\text{ V}$, $V_{\text{OUTX}} = 0.8\text{ V}$, $\text{SS_CTRLX} = \text{GND}$, $I_{\text{OUTX}} = 5\text{ mA}$, $V_{\text{ENX}} = 1.1\text{ V}$, $C_{\text{OUTX}} = 10\text{ }\mu\text{F}$, $C_{\text{NR/SSX}} = 0\text{ nF}$, $C_{\text{FFX}} = 0\text{ nF}$, PGx pin pulled up to V_{OUTX} with $100\text{ k}\Omega$, and $\text{SS_CTRLX} = \text{GND}$ (unless otherwise noted)




图 13. RMS Output Noise vs $C_{\text{NR/SSx}}$






图 14. RMS Output Noise vs C_{FFx}



Time (10 $\mu\text{s/div}$)

$V_{\text{INX}} = 1.5\text{ V}$, $V_{\text{OUTX}} = 1.2\text{ V}$, $I_{\text{OUTX}} = 100\text{ mA to } 1\text{ A to } 100\text{ mA at } 1\text{ A}/\mu\text{s}$, $C_{\text{OUTX}} = 10\text{ }\mu\text{F}$


图 15. Load Transient Response



Time (10 $\mu\text{s/div}$)

$V_{\text{INX}} = 5.5\text{ V}$, $V_{\text{OUTX}} = 5.0\text{ V}$, $I_{\text{OUTX}} = 100\text{ mA to } 1\text{ A to } 100\text{ mA at } 1\text{ A}/\mu\text{s}$, $C_{\text{OUTX}} = 10\text{ }\mu\text{F}$


图 16. Load Transient Response ()



Time (200 $\mu\text{s/div}$)

$V_{\text{INX}} = 1.4\text{ V to } 6.5\text{ V to } 1.4\text{ V at } 2\text{ V}/\mu\text{s}$, $V_{\text{OUTX}} = 0.8\text{ V}$, $I_{\text{OUTX}} = 1\text{ A}$, $C_{\text{NR/SSx}} = C_{\text{FFx}} = 10\text{ nF}$

图 17. Line Transient




Time (50 $\mu\text{s/div}$)

$V_{\text{INX}} = 1.4\text{ V}$, $\text{SS_CTRLX} = \text{GND}$, $C_{\text{NR/SSx}} = 0\text{ nF}$

图 18. Start-Up


Typical Characteristics (接下页)

at $T_J = 25^\circ\text{C}$, $1.4\text{ V} \leq V_{\text{INX}} < 6.5\text{ V}$, $V_{\text{INX}} \geq V_{\text{OUTX(TARGET)}} + 0.3\text{ V}$, $V_{\text{OUTX}} = 0.8\text{ V}$, $\text{SS_CTRLX} = \text{GND}$, $I_{\text{OUTX}} = 5\text{ mA}$, $V_{\text{ENX}} = 1.1\text{ V}$, $C_{\text{OUTX}} = 10\text{ }\mu\text{F}$, $C_{\text{NR/SSX}} = 0\text{ nF}$, $C_{\text{FFX}} = 0\text{ nF}$, PGx pin pulled up to V_{OUTX} with $100\text{ k}\Omega$, and $\text{SS_CTRLX} = \text{GND}$ (unless otherwise noted)




Time (500 $\mu\text{s/div}$)
 $V_{\text{INX}} = 1.4\text{ V}$, $\text{SS_CTRLX} = \text{GND}$, $C_{\text{NR/SSX}} = 10\text{ nF}$

图 19. Start-Up




Time (50 $\mu\text{s/div}$)
 $V_{\text{INX}} = 1.4\text{ V}$, $\text{SS_CTRLX} = V_{\text{INX}}$, $C_{\text{NR/SSX}} = 10\text{ nF}$

图 20. Start-Up




Time (2 ms/div)
 $V_{\text{INX}} = 1.4\text{ V}$, $\text{SS_CTRLX} = V_{\text{INX}}$, $C_{\text{NR/SSX}} = 1\text{ }\mu\text{F}$

图 21. Start-Up




$V_{\text{INX}} = 5.5\text{ V}$, $V_{\text{FB}} = 95\% \times V_{\text{FB(nom)}}$

图 22. Dropout Voltage vs Output Current



$I_{\text{OUTX}} = 1\text{ A}$, $V_{\text{FB}} = 95\% \times V_{\text{FB(nom)}}$

图 23. Dropout Voltage vs Input Voltage



Both channels

图 24. Shutdown Current vs Input Voltage

Typical Characteristics (接下页)

at $T_J = 25^\circ\text{C}$, $1.4\text{ V} \leq V_{\text{INX}} < 6.5\text{ V}$, $V_{\text{INX}} \geq V_{\text{OUTX(TARGET)}} + 0.3\text{ V}$, $V_{\text{OUTX}} = 0.8\text{ V}$, $\text{SS_CTRLX} = \text{GND}$, $I_{\text{OUTX}} = 5\text{ mA}$, $V_{\text{ENX}} = 1.1\text{ V}$, $C_{\text{OUTX}} = 10\text{ }\mu\text{F}$, $C_{\text{NR/SSX}} = 0\text{ nF}$, $C_{\text{FFX}} = 0\text{ nF}$, PGx pin pulled up to V_{OUTX} with $100\text{ k}\Omega$, and SS_CTRLX = GND (unless otherwise noted)




图 25. Load Regulation




图 26. Line Regulation




图 27. Load Regulation




图 28. Line Regulation




图 29. Load Regulation




图 30. Line Regulation

Typical Characteristics (接下页)

at $T_J = 25^\circ\text{C}$, $1.4\text{ V} \leq V_{\text{INX}} < 6.5\text{ V}$, $V_{\text{INX}} \geq V_{\text{OUTX(TARGET)}} + 0.3\text{ V}$, $V_{\text{OUTX}} = 0.8\text{ V}$, $\text{SS_CTRLX} = \text{GND}$, $I_{\text{OUTX}} = 5\text{ mA}$, $V_{\text{ENX}} = 1.1\text{ V}$, $C_{\text{OUTX}} = 10\text{ }\mu\text{F}$, $C_{\text{NR/SSX}} = 0\text{ nF}$, $C_{\text{FFX}} = 0\text{ nF}$, PGx pin pulled up to V_{OUTX} with $100\text{ k}\Omega$, and SS_CTRLX = GND (unless otherwise noted)




图 31. Ground Current vs Input Voltage




图 32. Ground Current vs Output Current




图 33. PG Low Level vs Temperature




图 34. PG Threshold vs Temperature




图 35. PG Leakage Current vs Temperature




图 36. Soft-Start Current vs Temperature

Typical Characteristics (接下页)

at $T_J = 25^\circ\text{C}$, $1.4\text{ V} \leq V_{INX} < 6.5\text{ V}$, $V_{INX} \geq V_{OUTX(TARGET)} + 0.3\text{ V}$, $V_{OUTX} = 0.8\text{ V}$, $SS_CTRLX = \text{GND}$, $I_{OUTX} = 5\text{ mA}$, $V_{ENX} = 1.1\text{ V}$, $C_{OUTX} = 10\text{ }\mu\text{F}$, $C_{NR/SSX} = 0\text{ nF}$, $C_{FFX} = 0\text{ nF}$, PGx pin pulled up to V_{OUTX} with $100\text{ k}\Omega$, and $SS_CTRLX = \text{GND}$ (unless otherwise noted)




图 37. Soft-Start Current vs Temperature




图 38. Enable Threshold vs Temperature




图 39. Input UVLO Threshold vs Temperature




图 40. PG Threshold vs Temperature

7 Detailed Description

7.1 Overview


The TPS7A88-Q1 is a monolithic, dual-channel, low-dropout (LDO) regulator. Each channel is low-noise, high-PSRR, and capable of sourcing a 1-A load with 250 mV of maximum dropout. These features make the device a robust solution to solve challenging problems in generating a clean, accurate power supply.

The various features for each of the TPS7A88-Q1 fully independent LDOs simplify using the device in a variety of applications. These features are organized into three categories as listed in 表 1.

表 1. Features

VOLTAGE REGULATION	SYSTEM START-UP	INTERNAL PROTECTION
High accuracy	Programmable soft start	Foldback current limit
Low-noise, high-PSRR output	Sequencing controls	Thermal shutdown
Fast transient response	Power-good output	

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Voltage Regulation Features


7.3.1.1 DC Regulation

An LDO functions as a buffered op-amp in which the input signal is the internal reference voltage (V_{REF}), as shown in 图 41. V_{REF} is designed to have a very low-bandwidth at the input to the error amplifier through the use of a low-pass filter ($V_{NR/SSx}$).

The reference can be considered as a pure DC input signal. The low output impedance of an LDO comes from the combination of the output capacitor and pass element. The pass element also presents a high input impedance to the source voltage when operating as a current source. A positive LDO can only source current because of the class-B architecture.

This device achieves a maximum of 1% output voltage accuracy primarily because of the high-precision band-gap voltage (V_{BG}) that creates V_{REF} . The low dropout voltage (V_{DO}) reduces the thermal power dissipation required by the device to regulate the output voltage at a given current level, which improves system efficiency. Combined, these features help make this device a good approximation of an ideal voltage source.

This device replaces two stand-alone power-supplies and provides load-to-load isolation. The LDOs can be put in series (cascaded) to achieve even higher PSRR by connecting the output of one channel to the input of the other channel.



NOTE: $V_{OUTx} = V_{REF} \times (1 + R_{1x} / R_{2x})$.

图 41. Simplified Regulation Circuit

7.3.1.2 AC and Transient Response

Each LDO responds quickly to a transient (large-signal response) on the input supply (line transient) or the output current (load transient) resulting from the LDO high-input impedance and low output-impedance across frequency. This same capability also means that each LDO has a high power-supply rejection-ratio (PSRR) and, when coupled with a low internal noise-floor (V_n), the LDO approximates an ideal power supply in AC (small-signal) and large-signal conditions.

The performance and internal layout of the device minimizes the coupling of noise from one channel to the other channel (crosstalk). Good printed circuit board (PCB) layout minimizes the crosstalk.

The choice of external component values optimizes the small- and large-signal response. The NR/SSx capacitor ($C_{NR/SSx}$) and feedforward capacitor (C_{FFx}) easily reduce the device noise floor and improve PSRR. See [Optimizing Noise and PSRR](#) for more information on optimizing the noise and PSRR performance.

7.3.2 System Start-Up Features

In many different applications, the power-supply output must turn on within a specific window of time to either ensure proper operation of the load or to minimize the loading on the input supply or other sequencing requirements. Each LDO start-up is well-controlled and user-adjustable, solving the demanding requirements faced by many power-supply design engineers in a simple fashion.

Feature Description (接下页)

7.3.2.1 Programmable Soft-Start (NR/SSx)

Soft start directly controls the output start-up time and indirectly controls the output current during start-up (in-rush current).

The external capacitor at the NR/SSx pin ($C_{NR/SSx}$) sets the output start-up time by setting the rise time of the internal reference ($V_{NR/SSx}$), as shown in 图 42. SS_CTRLx provides additional control over the rise time of the internal reference by enabling control over the charging current ($I_{NR/SSx}$) for $C_{NR/SSx}$. The voltage at the SS_CTRLx pin (V_{SS_CTRLx}) must be connected to ground (GND) or V_{INx} .

Note that if $C_{NR/SSx} = 0$ nF and the SS_CTRLx pin is connected to V_{INx} , then the output voltage overshoots during start-up.




图 42. Simplified Soft-Start Circuit

7.3.2.2 Sequencing

Controlling when a single power supply turns on can be difficult in a power distribution network (PDN) because of the high power levels inherent in a PDN and the variations between the supplies. The specific channel enable circuit (ENx) and undervoltage lockout circuit (UVLOx) set the turnon and turnoff time shown in 图 43 and 表 2.




图 43. Simplified Turn-On Control

表 2. Sequencing Functionality Table

INPUT VOLTAGE	ENABLE STATUS	LDO STATUS	ACTIVE DISCHARGE	POWER-GOOD
$V_{INx} \geq V_{UVLOx}$	ENx = 1	On	Off	PGx = 1 when $V_{OUTx} \geq V_{IT(PGx)}$
	ENx = 0	Off	On	PGx = 0
$V_{INx} < V_{UVLOx} - V_{HYS}$	ENx = don't care	Off	On ⁽¹⁾	PGx = 0

(1) The active discharge remains on as long as V_{INx} provides enough headroom for the discharge circuit to function.

7.3.2.2.1 Enable (ENx)

The enable signal (V_{ENx}) is an active-high digital control that enables the LDO when the enable voltage is past the rising threshold ($V_{ENx} \geq V_{IH(ENx)}$) and disables the LDO when the enable voltage is below the falling threshold ($V_{ENx} \leq V_{IL(ENx)}$). The exact enable threshold is between $V_{IH(ENx)}$ and $V_{IL(ENx)}$ because ENx is a digital control. In applications that do not use the enable control, connect ENx to V_{INx} .

7.3.2.2.2 Undervoltage Lockout (UVLOx) Control

The UVLOx circuit responds quickly to glitches on V_{INx} and attempts to disable the output of the device if these rails collapse.

As a result of the fast response time of the input supply UVLOx circuit, fast and short line transients well below the input supply UVLOx falling threshold (brownouts) can cause momentary glitches during the edges of the transient. These glitches are typical in most LDOs. The local input capacitance prevents severe brownouts in most applications; see [Undervoltage Lockout \(UVLOx\) Control](#) for more details.

7.3.2.2.3 Active Discharge

When ENx or UVLOx is low, the device connects a resistor of several hundred ohms from V_{OUTx} to GND, discharging the output capacitance.

Do not rely on the active discharge circuit for discharging large output capacitors when the input voltage drops below the targeted output voltage. Current flows from the output to the input (reverse current) when $V_{OUTx} > V_{INx}$, which can cause damage to the device (when $V_{OUTx} > V_{INx} + 0.3\text{ V}$); see [Reverse Current Protection](#) for more details.

7.3.2.3 Power-Good Output (PGx)

The PGx signal provides an easy solution to meet demanding sequencing requirements because PGx signals when the output nears the nominal value. PGx can be used to signal other devices in a system when the output voltage is near, at, or above the set output voltage ($V_{OUTx(\text{Target})}$). 图 44 shows a simplified schematic.

The PGx signal is an open-drain digital output that requires a pullup resistor to a voltage source and is active high. The power-good circuit sets the PGx pin into a high-impedance state to indicate that the power is good.

Using a large feedforward capacitor (C_{FFx}) delays the output voltage and, because the power-good circuit monitors the FBx pin, the PGx signal can indicate a false positive. A simple solution to this scenario is to use an external voltage detector device, such as the [TPS3780](#); see [Feedforward Capacitor \(\$C_{FFx}\$ \)](#) for more information.




图 44. Simplified PGx Circuit

7.3.3 Internal Protection Features

In many applications, fault events can damage devices in the system. Short-circuits and excessive heat are the most common fault events for power supplies. The TPS7A88-Q1 implements circuitry for each LDO to protect the device and the load during these events. Continuously operating in these fault conditions or above a junction temperature outside of the specified operating range is not recommended because it reduces the long-term reliability of the device.

7.3.3.1 Foldback Current Limit (I_{CLx})

The internal current limit circuit protects the LDO against short-circuit and excessive load current conditions. The output current decreases (folds back) when the output voltage falls to better protect the device. Each channel features an independent current limit circuit.

7.3.3.2 Thermal Protection (T_{SDx})

The thermal shutdown circuit protects the LDO against excessive heat in the system, either resulting from current limit or high ambient temperature. Each channel features an independent thermal shutdown circuit.

The output of the LDO turns off when the LDO temperature (junction temperature, T_J) exceeds the rising thermal shutdown temperature (T_{SDx}). The output turns on again after T_J decreases below the falling thermal shutdown temperature (T_{SDx}).

A high power dissipation across the device, combined with a high ambient temperature (T_A), can cause T_J to be greater than or equal to T_{SDx} , triggering the thermal shutdown and causing the output to fall to 0 V. The LDO can cycle on and off when thermal shutdown is reached under these conditions.

7.4 Device Functional Modes

表 3 provides a comparison between the regulation and disabled operation.

表 3. Device Functional Modes Comparison

OPERATING MODE	PARAMETER			
	V_{INx}	ENx	I_{OUTx}	T_J
Regulation ⁽¹⁾	$V_{INx} > V_{OUTx(nom)} + V_{DO}$	$V_{ENx} > V_{IH(ENx)}$	$I_{OUTx} < I_{CLx}$	$T_J < T_{SD}$
Disabled ⁽²⁾	$V_{INx} < V_{UVLOx}$	$V_{ENx} < V_{IL(ENx)}$	—	$T_J > T_{SD}$

(1) All table conditions must be met.

(2) The device is disabled when any condition is met.

7.4.1 Regulation

The device regulates the output to the targeted output voltage when all the conditions in 表 3 are met.

7.4.2 Disabled

When disabled, the pass device is turned off, the internal circuits are shut down, and the output voltage is actively discharged to ground by an internal resistor from the output to ground.

8 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.


8.1 Application Information

Successfully implementing an LDO in an application depends on the application requirements. This section discusses key device features and how to best implement them to achieve a reliable design.

8.1.1 External Component Selection

8.1.1.1 Setting the Output Voltage (Adjustable Operation)

Each LDO resistor feedback network sets the output voltage as (图 45 shows) with an output voltage range of 0.8 V to 5.15 V.



Copyright © 2017, Texas Instruments Incorporated

图 45. Adjustable Operation

公式 1 relates the values R_{1x} and R_{2x} to $V_{OUTx(Target)}$ and V_{FBx} . 公式 1 is a rearranged version of 公式 2 which simplifies the feedback resistor calculation. The current through the feedback network must be equal to or greater than 5 μA for optimum noise performance and accuracy, as shown in 公式 3.

$$V_{OUTx} = V_{FBx} \times (1 + R_{1x} / R_{2x}) \quad (1)$$

$$R_{1x} = (V_{OUTx} / V_{FBx} - 1) \times R_{2x} \quad (2)$$

$$R_{2x} < V_{REF} / 5 \mu A \quad (3)$$

The input bias current into the error amplifier (feedback pin current, I_{FBx}) and tighter tolerance resistors must be taken into account for optimizing the output voltage accuracy.

Application Information (接下页)

表 4 lists the resistor combinations for several common output voltages using commercially-available, 1% tolerance resistors.

表 4. Recommended Feedback Resistor Values

TARGETED OUTPUT VOLTAGE (V)	FEEDBACK RESISTOR VALUES ⁽¹⁾		CALCULATED OUTPUT VOLTAGE (V)
	R _{1x} (kΩ)	R _{2x} (kΩ)	
0.8	Short	Open	0.8
0.9	1.37	11	0.9
0.95	1.91	10.2	0.95
1	2.55	10.2	1
1.05	3.32	10.7	1.048
1.1	3.57	9.53	1.1
1.15	4.64	10.7	1.147
1.2	5.49	11	1.199
1.35	6.98	10.2	1.347
1.5	9.31	10.7	1.496
1.8	13.7	11	1.796
1.9	14.7	10.7	1.899
2.5	22.6	10.7	2.49
2.85	27.4	10.7	2.849
3	29.4	10.7	2.998
3.3	33.2	10.7	3.282
3.6	35.7	10.2	3.6
4.5	44.2	9.53	4.51
5	56.2	10.7	5.002

(1) R_{1x} is connected from OUT_x to FB_x; R_{2x} is connected from FB_x to GND; see 图 45.

8.1.1.2 Capacitor Recommendations

The device is designed to be stable using low equivalent series resistance (ESR) ceramic capacitors at the input and output pins. Multilayer ceramic capacitors have become the industry standard for these types of applications and are recommended, but must be used with good judgment. Ceramic capacitors that employ X7R-, X5R-, and COG-rated dielectric materials provide relatively good capacitive stability across temperature, whereas the use of Y5V-rated capacitors is not recommended because of large variations in capacitance.

Regardless of the selected ceramic capacitor type, ceramic capacitance varies with operating voltage and temperature. As a rule of thumb, derate ceramic capacitors by at least 50%. The input and output capacitors recommended herein account for an effective capacitance derating of approximately 50%, but at higher V_{INx} and V_{OUTx} conditions (that is, V_{INx} = 5.5 V to V_{OUTx} = 5 V) the derating can be greater than 50% and must be taken into consideration.

8.1.1.3 Input and Output Capacitor (C_{INx} and C_{OUTx})

The device is designed and characterized for operation with ceramic capacitors of 10 μF or greater (5 μF or greater of effective capacitance) at each input and output. Locate the input and output capacitors as near as practical to the respective input and output pins to minimize the trace inductance from the capacitor to the device.

8.1.1.4 Feedforward Capacitor (C_{FFx})

Although a feedforward capacitor (C_{FFx}) from the FBx pin to the OUTx pin is not required to achieve stability, a 10-nF external C_{FFx} optimizes the transient, noise, and PSRR performance. A higher capacitance C_{FFx} can be used; however, the start-up time is longer and the power-good signal can incorrectly indicate that the output voltage is settled. The maximum recommended value is 100 nF.

To ensure proper PGx functionality, the time constant defined by $C_{NR/SSx}$ must be greater than or equal to the time constant from C_{FFx} . For a detailed description, see [Pros and Cons of Using a Feedforward Capacitor with a Low Dropout Regulator](#).

8.1.1.5 Noise-Reduction and Soft-Start Capacitor ($C_{NR/SSx}$)

Although a noise-reduction and soft-start capacitor ($C_{NR/SSx}$) from the NR/SSx pin to GND is not required, $C_{NR/SSx}$ is highly recommended to control the start-up time and reduce the noise floor of the device. The typical value used is 10 nF, and the maximum recommended value is 10 μ F.

8.1.2 Start-Up

8.1.2.1 Circuit Soft-Start Control (NR/SSx)

Each output of the device features a user-adjustable, monotonic, voltage-controlled soft start that is set with an external capacitor ($C_{NR/SSx}$). This soft start eliminates power-up initialization problems when powering field-programmable gate arrays (FPGAs), digital signal processors (DSPs), or other processors. The controlled voltage ramp of the output also reduces peak in-rush current during start-up, which minimizes start-up transients to the input power bus.

The output voltage (V_{OUTx}) rises proportionally to $V_{NR/SSx}$ during start-up as the LDO regulates so that the feedback voltage equals the NR/SSx voltage ($V_{FBx} = V_{NR/SSx}$). As such, the time required for $V_{NR/SSx}$ to reach the nominal value determines the rise time of V_{OUTx} (start-up time).

The soft-start ramp time depends on the soft-start charging current ($I_{NR/SSx}$), the soft-start capacitance ($C_{NR/SSx}$), and the internal reference (V_{REF}). The approximate soft-start ramp time (t_{SSx}) can be calculated with [公式 4](#):

$$t_{SSx} = (V_{REF} \times C_{NR/SSx}) / I_{NR/SSx} \quad (4)$$

The SS_CTRLx pin for each output sets the value of the internal current source, maintaining a fast start-up time even with a large $C_{NR/SSx}$ capacitor. When the SS_CTRLx pin is connected to GND, the typical value for the $I_{NR/SSx}$ current is 6.2 μ A. Connecting the SS_CTRLx pin to INx increases the typical soft-start charging current to 100 μ A. The larger charging current for $I_{NR/SSx}$ is useful when smaller start-up ramp times are required or when using larger noise-reduction capacitors.

Not using a noise-reduction capacitor on the NR/SSx pin and tying the SS_CTRLx pin to V_{INx} results in output voltage overshoot of approximately 10%. Connecting the SS_CTRLx pin to GND or using a capacitor on the NR/SSx pin minimizes the overshoot.

Values for the soft-start charging currents are provided in [Electrical Characteristics](#).

8.1.2.1.1 In-Rush Current

In-rush current is defined as the current into the LDO at the INx pin during start-up. In-rush current then consists primarily of the sum of load current and the current used to charge the output capacitor. This current is difficult to measure because the input capacitor must be removed, which is not recommended. However, this soft-start current can be estimated by [公式 5](#):

$$I_{OUTx}(t) = \left[\frac{C_{OUTx} \times dV_{OUTx}(t)}{dt} \right] + \left[\frac{V_{OUTx}(t)}{R_{LOAD}} \right]$$

where:

- $V_{OUTx}(t)$ is the instantaneous output voltage of the turn-on ramp
- $dV_{OUTx}(t) / dt$ is the slope of the V_{OUTx} ramp
- R_{LOAD} is the resistive load impedance

(5)

8.1.2.2 Undervoltage Lockout (UVLOx) Control

The UVLOx circuit ensures that the device stays disabled before the input or bias supplies reach the minimum operational voltage range and ensures that the device properly shuts down when the input supply collapses.

图 46 和 表 5 解释 the UVLOx 电路响应 to various input voltage events, assuming $V_{ENx} \geq V_{IH(ENx)}$.




图 46. Typical UVLOx Operation

表 5. Typical UVLOx Operation Description

REGION	EVENT	V _{OUTx} STATUS	COMMENT
A	Turn-on, $V_{INx} \geq V_{UVLOx}$	0	Start-up
B	Regulation	1	Regulates to target V_{OUTx}
C	Brownout, $V_{INx} \geq V_{UVLOx} - V_{HYS}$	1	The output can fall out of regulation but the device is still enabled.
D	Regulation	1	Regulates to target V_{OUTx}
E	Brownout, $V_{INx} < V_{UVLOx} - V_{HYS}$	0	The device is disabled and the output falls because of the load and active discharge circuit. The device is reenabled when the UVLOx rising threshold is reached by the input voltage and a normal start-up then follows.
F	Regulation	1	Regulates to target V_{OUTx}
G	Turn-off, $V_{INx} < V_{UVLOx} - V_{HYS}$	0	The output falls because of the load and active discharge circuit.

Similar to many other LDOs with this feature, the UVLOx circuit takes a few microseconds to fully assert. During this time, a downward line transient below approximately 0.8 V causes the UVLOx to assert for a short time; however, the UVLOx circuit does not have enough stored energy to fully discharge the internal circuits inside of the device. When the UVLOx circuit is not given enough time to fully discharge the internal nodes, the outputs are not fully disabled.

The effect of the downward line transient can be mitigated by using a larger input capacitor to increase the fall time of the input supply when operating near the minimum V_{INx} .

8.1.2.3 Power-Good (PGx) Function

The power-good circuit monitors the voltage at the feedback pin to indicate the status of the output voltage. The power-good circuit asserts whenever FBx, V_{INx} , or ENx are below the thresholds. The PGx operation versus the output voltage is shown in 图 47, which 表 6 describes.




图 47. Typical PGx Operation

表 6. Typical PGx Operation Description

REGION	EVENT	PGx STATUS	FBx VOLTAGE
A	Turn-on	0	$V_{FBx} < V_{IT(PGx)} + V_{HYS(PGx)}$
B	Regulation	Hi-Z	$V_{FBx} \geq V_{IT(PGx)}$
C	Output voltage dip	Hi-Z	
D	Regulation	Hi-Z	
E	Output voltage dip	0	$V_{FBx} < V_{IT(PGx)}$
F	Regulation	Hi-Z	$V_{FBx} \geq V_{IT(PGx)}$
G	Turn-off	0	$V_{FBx} < V_{IT(PGx)}$

The PGx pin is open-drain and connecting a pullup resistor to an external supply enables other devices to receive power-good as a logic signal that can be used for sequencing. Make sure that the external pullup supply voltage results in a valid logic signal for the receiving device or devices.

To ensure proper operation of the power-good circuit, the pullup resistor value must be between 10 kΩ and 100 kΩ. The lower limit of 10 kΩ results from the maximum pulldown strength of the power-good transistor, and the upper limit of 100 kΩ results from the maximum leakage current at the power-good node. If the pullup resistor is outside of this range, then the power-good signal may not read a valid digital logic level.

Using a large C_{FFx} with a small $C_{NR/SSx}$ causes the power-good signal to incorrectly indicate that the output voltage has settled during turn-on. The C_{FFx} time constant must be greater than the soft-start time constant to ensure proper operation of the PGx during start-up. For a detailed description, see [Pros and Cons of Using a Feedforward Capacitor with a Low Dropout Regulator](#).

The state of PGx is only valid when the device operates above the minimum supply voltage. During short brownout events and at light loads, power-good does not assert because the output voltage (therefore V_{FBx}) is sustained by the output capacitance.

8.1.3 AC and Transient Performance

LDO AC performance for a dual-channel device includes power-supply rejection ratio, channel-to-channel output isolation, output current transient response, and output noise. These metrics are primarily a function of open-loop gain, bandwidth, and phase margin that control the closed-loop input and output impedance of the LDO. The output noise is primarily a result of the reference and error amplifier noise.

8.1.3.1 Power-Supply Rejection Ratio (PSRR)

PSRR is a measure of how well the LDO control-loop rejects signals from V_{INx} to V_{OUTx} across the frequency spectrum (usually 10 Hz to 10 MHz). 公式 6 shows the PSRR calculation as a function of frequency for the input signal ($V_{INx}(f)$) and output signal ($V_{OUTx}(f)$).

$$\text{PSRR (dB)} = 20 \text{ Log}_{10} \left(\frac{V_{INx}(f)}{V_{OUTx}(f)} \right) \quad (6)$$

Even though PSRR is a loss in signal amplitude, PSRR is shown as positive values in decibels (dB) for convenience.

A simplified diagram of PSRR versus frequency is shown in 图 48.




图 48. Power-Supply Rejection Ratio Diagram

An LDO is often employed not only as a DC-DC regulator, but also to provide exceptionally clean power-supply voltages that exhibit ultra-low noise and ripple to sensitive system components. This usage is especially true for the TPS7A88-Q1.

The TPS7A88-Q1 features an innovative circuit to boost the PSRR between 200 kHz and 1 MHz; see 图 4. To achieve the maximum benefit of this PSRR boost circuit, using a capacitor with a minimum impedance in the 100-kHz to 1-MHz band is recommended.

8.1.3.2 Channel-to-Channel Output Isolation and Crosstalk

Output isolation is a measure of how well the device prevents voltage disturbances on one output from affecting the other output. This attenuation appears in load transient tests on the other output; however, to numerically quantify the rejection, the output channel isolation is expressed in decibels (dB).

Output isolation performance is a strong function of the PCB layout. See [Layout](#) on how to optimize the isolation performance.

8.1.3.3 Output Voltage Noise

The TPS7A88-Q1 is designed for system applications where minimizing noise on the power-supply rail is critical to system performance. For example, the TPS7A88-Q1 can be used in a phase-locked loop (PLL)-based clocking circuit can be used for minimum phase noise, or in test and measurement systems where small power-supply noise fluctuations reduce system dynamic range.

LDO noise is defined as the internally-generated intrinsic noise created by the semiconductor circuits alone. This noise is the sum of various types of noise (such as shot noise associated with current-through-pin junctions, thermal noise caused by thermal agitation of charge carriers, flicker noise, or 1/f noise and dominates at lower frequencies as a function of 1/f). 图 49 shows a simplified output voltage noise density plot versus frequency.




图 49. Output Voltage Noise Diagram

For further details, see [How to Measure LDO Noise](#).

8.1.3.4 Optimizing Noise and PSRR

The ultra-low noise floor and PSRR of the device can be improved in several ways, as 表 7 describes.

表 7. Effect of Various Parameters on AC Performance⁽¹⁾⁽²⁾

PARAMETER	NOISE			PSRR		
	LOW-FREQUENCY	MID-FREQUENCY	HIGH-FREQUENCY	LOW-FREQUENCY	MID-FREQUENCY	HIGH-FREQUENCY
$C_{NR/SSx}$	+++	No effect	No effect	+++	+	No effect
C_{FFx}	++	+++	+	++	+++	+
C_{OUTx}	No effect	+	+++	No effect	+	+++
$V_{INx} - V_{OUTx}$	+	+	+	+++	+++	++
PCB layout	++	++	+	+	+++	+++

(1) The number of plus signs indicate the improvement in noise or PSRR performance by increasing the parameter value.

(2) Shaded cells indicate the easiest improvement to noise or PSRR performance.

The noise-reduction capacitor (in conjunction with the noise-reduction resistor) forms a low-pass filter (LPF) that filters out the noise from the reference before gaining up with the error amplifier, which minimizes the output voltage noise floor. The LPF is a single-pole filter and the cutoff frequency can be calculated with 公式 7. The typical value of R_{NR} is 250 kΩ. The effect of the $C_{NR/SSx}$ capacitor increases when $V_{OUTx(Target)}$ increases because the noise from the reference is gained up when the output voltage increases. For low-noise applications, a 10-nF to 10-μF $C_{NR/SSx}$ is recommended.

$$f_{cutoff} = 1 / (2 \times \pi \times R_{NR} \times C_{NR/SSx}) \quad (7)$$

The feedforward capacitor reduces output voltage noise by filtering out the mid-band frequency noise. The feedforward capacitor can be optimized by placing a pole-zero pair near the edge of the loop bandwidth and pushing out the loop bandwidth, thus improving mid-band PSRR.

A larger C_{OUTx} or multiple output capacitors reduces high-frequency output voltage noise and PSRR by reducing the high-frequency output impedance of the power supply.

Additionally, a higher input voltage improves the noise and PSRR because greater headroom is provided for the internal circuits. However, a high power dissipation across the die increases the output noise because of the increase in junction temperature.

Good PCB layout improves the PSRR and noise performance by providing heat sinking at low frequencies and isolating V_{OUTx} at high frequencies.

8.1.3.4.1 Charge Pump Noise

The device internal charge pump generates a minimal amount of noise.

The high-frequency components of the output voltage noise density curve are filtered out in most applications by using 10-nF to 100-nF bypass capacitors close to the load. Using a ferrite bead between the LDO output and the load input capacitors forms a pi-filter with reduces the high-frequency noise contribution.

8.1.3.5 Load Transient Response

The load-step transient response is the output voltage response by the LDO to a step in load current, whereby output voltage regulation is maintained. There are two key transitions during a load transient response: the transition from a light to a heavy load and the transition from a heavy to a light load. The regions shown in 图 50 are broken down in this section and are described in 表 8. Regions A, E, and H are where the output voltage is in steady-state.




图 50. Load Transient Waveform

表 8. Load Transient Waveform Description

REGION	DESCRIPTION	COMMENT
A	Regulation	Regulation
B	Output current ramping	Initial voltage dip is a result of the depletion of the output capacitor charge.
C	LDO responding to transient	Recovery from the dip results from the LDO increasing the sourcing current, and leads to output voltage regulation.
D	Reaching thermal equilibrium	At high load currents the LDO takes some time to heat up. During this time the output voltage changes slightly.
E	Regulation	Regulation
F	Output current ramping	Initial voltage rise results from the LDO sourcing a large current, and leads to the output capacitor charge to increase.
G	LDO responding to transient	Recovery from the rise results from the LDO decreasing the sourcing current in combination with the load discharging the output capacitor.
H	Regulation	Regulation

The transient response peaks ($V_{OUTx(max)}$ and $V_{OUTx(min)}$) are improved by using more output capacitance; however, doing so slows down the recovery time (W_{rise} and W_{fall}). 图 51 shows these parameters during a load transient with a given pulse duration (PW) and current levels ($I_{OUTx(LO)}$ and $I_{OUTx(HI)}$).




图 51. Simplified Load Transient Waveform

8.1.4 DC Performance

8.1.4.1 Output Voltage Accuracy (V_{OUTx})

The device features an output voltage accuracy of 1% maximum that includes the errors introduced by the internal reference, load regulation, line regulation, and operating temperature as specified by [Electrical Characteristics](#). Output voltage accuracy specifies minimum and maximum output voltage error relative to the expected nominal output voltage stated as a percent.

8.1.4.2 Dropout Voltage (V_{DO})

Generally speaking, the dropout voltage often refers to the minimum voltage difference between the input and output voltage ($V_{DO} = V_{INx} - V_{OUTx}$) that is required for regulation. When V_{INx} drops below the required V_{DO} for the given load current, the device functions as a resistive switch and does not regulate output voltage. Dropout voltage is proportional to the output current because the device is operating as a resistive switch, as shown in 图 52.




图 52. Dropout Voltage versus Output Current

Dropout voltage is affected by the drive strength for the gate of the pass element, which is nonlinear with respect to V_{INx} on this device because of the internal charge pump. Dropout voltage increases exponentially when the input voltage nears the maximum operating voltage because the charge pump multiplies the input voltage by a factor of 4 and then is internally clamped.

8.1.4.2.1 Behavior When Transitioning From Dropout Into Regulation

Some applications can have transients that place the LDO into dropout, such as slower ramps on V_{INx} for start-up or load transients. As with other LDOs, the output can overshoot on recovery from these conditions.

A ramping input supply can cause an LDO to overshoot on start-up when the slew rate and voltage levels are in the right range, as shown in 图 53. This condition is easily avoided by using an enable signal or increasing the soft-start time with C_{SS}/NRx .




图 53. Start-Up Into Dropout

8.1.5 Reverse Current Protection


As with most LDOs, this device can be damaged by excessive reverse current.

Reverse current is current that flows through the body diode on the pass element instead of the normal conducting channel. At high enough magnitudes, this current flow degrades long-term reliability of the device resulting from risks of electromigration and excess heat that is dissipated across the device. If the current flow is high enough, a latch-up condition can be entered.

Conditions where excessive reverse current can occur are outlined in this section, all of which can exceed the absolute maximum rating of $V_{OUTx} > V_{INx} + 0.3 \text{ V}$:

- If the device has a large C_{OUTx} and the input supply collapses quickly with little or no load current
- The output is biased when the input supply is not established
- The output is biased above the input supply

If excessive reverse current flow is expected in the application, then external protection must be used to protect the device. 图 54 shows one approach of protecting the device.



Copyright © 2016, Texas Instruments Incorporated

图 54. Example Circuit for Reverse Current Protection Using a Schottky Diode

8.1.6 Power Dissipation (P_D)

Circuit reliability demands that proper consideration is given to device power dissipation, location of the circuit on the printed circuit board (PCB), and correct sizing of the thermal plane. The PCB area around the regulator must be as free as possible of other heat-generating devices that cause added thermal stresses.

As a first-order approximation, power dissipation in the regulator depends on the input-to-output voltage difference and load conditions. P_D can be approximated using 公式 8:

$$P_D = (V_{OUTX} - V_{INX}) \times I_{OUTX} \quad (8)$$

An important note is that power dissipation can be minimized, and thus greater efficiency achieved, by proper selection of the system voltage rails. Proper selection allows the minimum input-to-output voltage differential to be obtained. The low dropout of the device allows for maximum efficiency across a wide range of output voltages.

The main heat conduction path for the device is through the thermal pad on the package. As such, the thermal pad must be soldered to a copper pad area under the device. This pad area contains an array of plated vias that conduct heat to any inner plane areas or to a bottom-side copper plane.

The maximum power dissipation determines the maximum allowable junction temperature (T_J) for the device. Power dissipation and junction temperature are most often related by the junction-to-ambient thermal resistance (θ_{JA}) of the combined PCB, device package, and the temperature of the ambient air (T_A), according to 公式 9. The equation is rearranged for output current in 公式 10.

$$T_J = T_A + \theta_{JA} \times P_D \quad (9)$$

$$I_{OUTX} = (T_J - T_A) / [\theta_{JA} \times (V_{INX} - V_{OUTX})] \quad (10)$$

Unfortunately, this thermal resistance (θ_{JA}) is highly dependent on the heat-spreading capability built into the particular PCB design, and therefore varies according to the total copper area, copper weight, and location of the planes. The θ_{JA} recorded in the table is determined by the JEDEC standard, PCB, and copper-spreading area, and is only used as a relative measure of package thermal performance. Note that for a well-designed thermal layout, θ_{JA} is actually the sum of the VQFN package junction-to-case (bottom) thermal resistance (θ_{JCBOT}) plus the thermal resistance contribution by the PCB copper.

8.1.6.1 Estimating Junction Temperature

The JEDEC standard now recommends the use of psi (Ψ) thermal metrics to estimate the junction temperatures of the LDO when in-circuit on a typical PCB board application. These metrics are not strictly speaking thermal resistances, but rather offer practical and relative means of estimating junction temperatures. These psi metrics are determined to be significantly independent of the copper-spreading area. The key thermal metrics (Ψ_{JT} and Ψ_{JB}) are given in the table and are used in accordance with 公式 11.

$$\Psi_{JT}: T_J = T_T + \Psi_{JT} \times P_D$$

$$\Psi_{JB}: T_J = T_B + \Psi_{JB} \times P_D$$


where:

- P_D is the power dissipated as explained in 公式 8
- T_T is the temperature at the center-top of the device package, and
- T_B is the PCB surface temperature measured 1 mm from the device package and centered on the package edge

(11)

8.2 Typical Application

This section discusses the implementation of the TPS7A88-Q1 to regulate from a common input voltage to two output voltages of the same value. This is a common application where two noise-sensitive loads must have the same supply voltage but have high channel-to-channel isolation. The schematic for this application circuit is shown in 图 55.



Copyright © 2017, Texas Instruments Incorporated

图 55. Application Example

8.2.1 Design Requirements

For the design example shown in 图 55, use the parameters listed in 表 9 as the input parameters.

表 9. Design Parameters

PARAMETER	DESIGN REQUIREMENT
Input voltages (V_{IN1} and V_{IN2})	1.8 V, $\pm 3\%$, provided by the DC-DC converter switching at 750 kHz
Maximum ambient operating temperature	55°C
Output voltages (V_{OUT1} and V_{OUT2})	1.2 V, $\pm 1\%$, output voltages are isolated
Output currents (I_{OUT1} and I_{OUT2})	1 A (maximum), 10 mA (minimum)
Channel-to-channel isolation	Isolation greater than 50 dB at 100 kHz
RMS noise	$< 5 \mu V_{RMS}$, bandwidth = 10 Hz to 100 kHz
PSRR at 750 kHz	> 40 dB
Start-up time	< 5 ms

8.2.2 Detailed Design Procedure

The output voltages can be set to 1.2 V by selecting the correct values for R_1 , R_3 and R_2 , R_4 ; see 公式 1.

Input and output capacitors are selected in accordance with [External Component Selection](#). Ceramic capacitances of 10 μF for inputs and outputs are selected.

To satisfy the required startup time (t_{SSx}) and still maintain low-noise performance, a 0.1- μF $C_{NR/SSx}$ is selected for channels with SS_CTRL1 and SS_CTRL2 connected to V_{IN1} and V_{IN2} , respectively. This value is calculated with 公式 12.

$$t_{SSx} = (V_{REF} \times C_{NR/SSx}) / I_{NR/SSx} \quad (12)$$

With a 1-A maximum load, the internal power dissipation is 600 mW per channel (or 1.2-W total), which corresponds to a 40°C junction temperature increase. With an 55°C maximum ambient temperature, the junction temperature is at 95°C. To minimize noise, a feedforward capacitance (C_{FF}) of 10 nF is selected.

Channel-to-channel isolation depends significantly on the layout of the design. To minimize crosstalk between the outputs, keep the output capacitor grounds on separate sides of the design. See [Layout](#) for an example of how to layout the TPS7A88-Q1 to achieve best PSRR, channel-to-channel isolation, and noise.

8.2.3 Application Curves




图 56. Power-Supply Rejection




图 57. Channel-to-Channel Isolation




图 58. Output Noise

9 Power Supply Recommendations

Both inputs of the TPS7A88-Q1 are designed to operate from an input voltage range between 1.4 V and 6.5 V. The input voltage range must provide adequate headroom for the device to have a regulated output. This input supply must be well-regulated. If the input supply is noisy, additional input capacitors with low ESR can help improve the output noise performance.

10 Layout

10.1 Layout Guidelines

General guidelines for linear regulator designs are to place all circuit components on the same side of the circuit board and as near as practical to the respective LDO pin connections. Place ground return connections to the input and output capacitor, and to the LDO ground pin as close to each other as possible, connected by a wide, component-side, copper surface. The use of vias and long traces to create LDO circuit connections is strongly discouraged and negatively affects system performance.

10.1.1 Board Layout

To maximize the AC performance of the TPS7A88-Q1, TI recommends following the layout example shown in [Figure 59](#). This layout isolates the analog ground (AGND) from the noisy power ground. Components that must be connected to the quiet analog ground are the noise reduction capacitors ($C_{NR/SSx}$) and the lower feedback resistors (R_2 and R_4). These components must have a separate connection back to the power pad of the device. To minimize crosstalk between the two outputs, the output capacitor grounds are positioned on opposite sides of the layout and only connect back to the device at opposite sides of the thermal pad. TI recommends connecting the GND pins directly to the thermal pad and not to any external plane.

To maximize the output voltage accuracy, the connection from each output voltage back to top output divider resistors (R_1 and R_3) must be made as close as possible to the load. This method of connecting the feedback trace eliminates the voltage drop from the device output to the load.

To improve thermal performance, a thermal via array must connect the thermal pad to internal ground planes. A larger area for the internal ground planes improves the thermal performance and lowers the operating temperature of the device.

10.2 Layout Example




图 59. TPS7A88-Q1 Example Layout

11 器件和文档支持

11.1 器件支持

11.1.1 开发支持

11.1.1.1 评估模块

我们提供了一款评估模块 (EVM)，可与 TPS7A88-Q1 配套使用，帮助评估初始电路性能。表 10 列出了此装置的摘要信息。

表 10. 设计套件与评估模块⁽¹⁾

名称	部件号
TPS7A88 低压降稳压器评估模块	TPS7A88EVM-776

(1) 欲获得最新的封装和订货信息，请参阅本文档末尾的封装选项附录，或者访问 www.ti.com 查看器件产品文件夹。

可在德州仪器 (TI) 网站 (www.ti.com) 上的 TPS7A88-Q1 产品文件夹下申请获取该 EVM。

11.1.1.2 Spice 模型

分析模拟电路和系统的性能时，使用 spice 模型对电路性能进行计算机仿真非常有用。可从 TPS7A88-Q1 产品文件夹中的仿真模型下申请获取 TPS7A88-Q1 的 Spice 模型。

11.1.2 器件命名规则

表 11. 订购信息⁽¹⁾

产品	说明
TPS7A88xxQYYYYZ -Q1	YYY 为封装标识符。 XX 表示输出电压。01 为可调输出版本。 Z 为封装数量。

(1) 欲获得最新的封装和订货信息，请参阅本文档末尾的封装选项附录，或者访问 www.ti.com 查看器件产品文件夹。

11.2 文档支持

11.2.1 相关文档

《TPS3780 产品说明书》(SBVS250)

《TPS7A88 评估模块》(SBVU027)

《使用前馈电容器和低压降稳压器的优缺点》(SBVA042)

《如何测量 LDO 噪声》(文献编号：SLYY076)

11.3 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商“按照原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的《使用条款》。

TI E2E™ 在线社区 TI 的工程师对工程师 (E2E) 社区。此社区的创建目的在于促进工程师之间的协作。在 e2e.ti.com 中，您可以咨询问题、分享知识、拓展思路并与同行工程师一道帮助解决问题。

设计支持 TI 参考设计支持 可帮助您快速查找有帮助的 E2E 论坛、设计支持工具以及技术支持的联系信息。

11.4 商标

E2E is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.

11.5 静电放电警告



ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

11.6 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

12 机械、封装和可订购信息


以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。这些数据如有变更，恕不另行通知和修订此文档。如欲获取此产品说明书的浏览器版本，请参阅左侧的导航。



RTJ0020J

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD




1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.


EXAMPLE BOARD LAYOUT

RTJ0020J
WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE
SCALE:15X



SOLDER MASK DETAILS

4223320/A 11/2016

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/sluea271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

RTJ0020J

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 21:
79% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE
SCALE:20X

4223320/A 11/2016

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS7A8801QRTJRQ1	ACTIVE	QFN	RTJ	20	3000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 140	-----> 7A88Q	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

重要声明和免责声明

TI 均以“原样”提供技术性 & 可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证其中不含任何瑕疵，且不做任何明示或暗示的担保，包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用 TI 产品进行设计使用。您将对以下行为独自承担全部责任：(1) 针对您的应用选择合适的 TI 产品；(2) 设计、验证并测试您的应用；(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更，恕不另行通知。TI 对您使用所述资源的授权仅限于开发资源所涉及 TI 产品的相关应用。除此之外不得复制或展示所述资源，也不提供其它 TI 或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等，TI 对此概不负责，并且您须赔偿由此对 TI 及其代表造成的损害。

TI 所提供产品均受 TI 的销售条款 (<http://www.ti.com.cn/zh-cn/legal/termsofsale.html>) 以及 [ti.com.cn](http://www.ti.com.cn) 上或随附 TI 产品提供的其他可适用条款的约束。TI 提供所述资源并不扩展或以其他方式更改 TI 针对 TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122
Copyright © 2020 德州仪器半导体技术（上海）有限公司