

www.ti.com

11.3-Gbps Limiting Amplifier

FEATURES

- Up to 11.3-Gbps Operation
- Loss-of-Signal Detection (LOS)
- Adjustable Output Voltage
- Low Power Consumption
- Input Offset Cancellation
- CML Data Outputs With On-Chip, 50-Ω
 Back-Termination to VCC
- Single 3.3 V Supply
- Surface-Mount, Small-Footprint, 3-mm × 3-mm, 16-Pin QFN Package

APPLICATIONS

- 10 Gigabit Ethernet Optical Transmitters
- 8× and 10× Fibre Channel Optical Transmitters
- SONET OC-192/SDH-64 Optical Transmitters
- XFP and SFP+ Transceiver Modules
- XENPAK, XPAK, X2 and 300-Pin MSA Transponder Modules
- Cable Driver and Receiver

DESCRIPTION

The ONET1191P is a high-speed, 3.3-V limiting amplifier for copper-cable and fiber-optic applications with data rates up to 11.3 Gbps.

This device provides a gain of about 40 dB which ensures a fully differential output swing for input signals as low as 5 mV $_{pp}$. The output amplitude can be adjusted from 400 mV $_{pp}$ to 700 mV $_{pp}$. Loss-of-signal detection and output disable are also provided.

The part is available in a small-footprint, 3-mm \times 3-mm, 16-pin QFN package, typically dissipates less than 110 mW, and is characterized for operation from -40° C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



BLOCK DIAGRAM

A simplified block diagram of the ONET1191P is shown in Figure 1.

This compact, low-power, 11.3-Gbps limiting amplifier consists of a high-speed data path with offset cancellation (dc feedback), a loss-of-signal detection block using two peak detectors, and a band-gap voltage reference and bias current generation block.




Figure 1. Simplified Block Diagram of the ONET1191P

HIGH-SPEED DATA PATH

The high-speed data signal is applied to the data path by means of the input signal pins, DIN+/DIN–. The data path consists of a 12-dB input gain stage with $2\times50-\Omega$ on-chip line-termination resistors, a second gain stage with 20 dB of gain, and a variable-gain output stage which provides another 8 dB of gain. The amplified data output signal is available at the output pins DOUT+/DOUT–, which include on-chip $2\times50-\Omega$ back-termination to VCC. The output amplitude can be adjusted between 400 mV_{pp} and 700 mV_{pp} by connecting an external resistor between the VAR pin and ground (GND).

A dc feedback stage compensates for internal offset voltages and thus ensures proper operation even for very small input data signals. This stage is driven by the output signal of the second gain stage. The signal is low-pass filtered, amplified, and fed back to the input of the first gain stage via the on-chip, $50-\Omega$ termination resistors. The required low-frequency cutoff is determined by an external 0.1 μ F capacitor, which must be differentially connected to the COC+/COC- pins.

LOSS-OF-SIGNAL DETECTION

The peak values of the input signal and output signal of the first gain stage are monitored by two peak detectors. The peak values are compared to a predefined loss-of-signal threshold voltage inside the loss-of-signal detection block. As a result of the comparison, the LOS signal, which indicates that the input signal amplitude is below the defined threshold level, is generated.

The threshold voltage can be set within a certain range by means of an external resistor connected between the TH pin and ground.



BAND-GAP VOLTAGE AND BIAS GENERATION

The ONET1191P limiting amplifier is supplied by a single 3.3-V supply voltage connected to the VCC pins. This voltage is referred to ground (GND).

On-chip band-gap voltage circuitry generates a reference voltage, independent of supply voltage, from which all other internally required voltages and bias currents are derived.

PACKAGE

For the ONET1191P, a small-footprint, 3-mm \times 3-mm, 16-pin QFN package, with a lead pitch of 0,5 mm, is used. The pinout is shown in Figure 2.




Figure 2. Pinout of ONET1191P in a 3-mm \times 3-mm, 16-Pin QFN Package

TERMINAL FUNCTIONS

TERMINAL		TVDE	DESCRIPTION				
NAME	NO.	ITPE	DESCRIPTION				
COC+	6	Analog	Offset cancellation filter capacitor plus terminal. An external 0.1 μF filter capacitor must be connected between this pin and COC– (pin 5).				
COC-	5	Analog	Offset cancellation filter capacitor minus terminal. An external 0.1 μF filter capacitor must be connected between this pin and COC+ (pin 6).				
DIN+	7	Analog input	Noninverted data input. On-chip, 50- Ω terminated to COC+. Differentially 100- Ω terminated to DIN				
DIN-	8	Analog input	Inverted data input. On-chip, 50- Ω terminated to COC–. Differentially 100- Ω terminated to DIN+.				
DISABLE	11	CMOS input	Disables the output stage when set to a high level				
DOUT+	15	CML out	Noninverted data output. On-chip, $50-\Omega$ back-terminated to VCC.				
DOUT-	14	CML out	Inverted data output. On-chip, $50-\Omega$ back-terminated to VCC.				
GND	3, 4, 13, 16, EP	Supply	Circuit ground. Exposed die pad (EP) must be grounded.				
LOS	10	Open-drain MOS	High level indicates that the input signal amplitude is below the programmed threshold level. Open-drain output. Requires an external 10-k Ω pullup resistor to VCC for proper operation.				
TH	9	Analog input	LOS threshold adjustment with resistor to GND				
VAR	12	Analog input	Variable output amplitude control. Output amplitude can be reduced to 400 mV $_{pp}$ by grounding the VAR pin. Output amplitude can be set from 400 mV $_{pp}$ to 700 mV $_{pp}$ by connecting a 0 to 100-k Ω resistor to GND or leaving the pin open.				
VCC	1, 2	Supply	3.3-V ±10% supply voltage				



ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)(1)

		VALUE	UNIT
V _{CC}	Supply voltage ⁽²⁾	-0.3 to 4	V
V_{DIN+}, V_{DIN-}	Voltage at DIN+, DIN-(2)	0.5 to 4	V
$V_{LOS}, V_{COC+}, V_{COC-}, V_{TH}, V_{DOUT+}, V_{DOUT-}$	Voltage at LOS, COC+, COC-, TH, DOUT+, DOUT-(2)	-0.3 to 4	V
$V_{\text{DIN,DIFF}}$	Differential voltage between DIN+ and DIN-	±1.25	V
I _{LOS}	Current into LOS	1	mA
I _{DIN+} , I _{DIN-} , I _{DOUT+} , I _{DOUT-}	Continuous current at inputs and outputs	20	mA
ESD	ESD rating at all pins	1.5	kV (HBM)
$T_{J,max}$	Maximum junction temperature	125	°C
T _{STG}	Storage temperature range	-65 to 85	°C
T _A	Characterized free-air operating temperature range	-40 to 85	°C
T _{LEAD}	Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260	°C

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

		MIN	TYP	MAX	UNIT
V_{CC}	Supply voltage	2.9	3.3	3.6	V
T _A	Operating free-air temperature	-40		85	°C
	Disable input high voltage	2			V
	Disable input low voltage			0.25	V
	Optimum LOS threshold resistor	32		62	kΩ
	R _{VAR} range	0		open	kΩ

DC ELECTRICAL CHARACTERISTICS

over recommended operating conditions, outputs connected to a 50- Ω load, R_{VAR} = open (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{CC} Supply voltage			2.9	3.3	3.6	V
I _{VCC}	Supply current	DISABLE = LOW		33	49	mA
R _{IN}	Data input resistance	Single-ended to COC pins		50		Ω
R _{OUT}	Data output resistance	Single-ended, referenced to V _{CC}		50		Ω
	Voltage at TH pin			1.25		V
	LOS HIGH voltage	10-kΩ pullup to V_{CC} , $I_{SOURCE} = 50 \mu A$	2.4			
	LOS LOW voltage	10-kΩ pullup to V_{CC} , I_{SINK} = 200 μA			0.5	V

⁽²⁾ All voltage values are with respect to network ground terminal.



AC ELECTRICAL CHARACTERISTICS


over recommended operating conditions, outputs connected to a 50- Ω load, R_{VAR} = open (unless otherwise noted). Typical operating condition is at V_{CC} = 3.3 V and T_A = 25°C.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
f _{3dB-H}	High-frequency –3-dB bandwidth		8	11	15	GHz	
f _{3dB-L}	Low-frequency –3-dB bandwidth	C_{OC} = 0.1 μ F, ac coupling capacitors = 0.1 μ F		30		kHz	
	Data innut annalsius.	K28.5 at 11.3 Gbps, BER < 10 ⁻¹²		2.5	5	mV _{pp}	
V _{IN,MIN}	Data input sensitivity	$V_{OD-min} \ge 0.95 \times V_{OD}$ (output limited)		10	20		
Α	Small-signal gain		34	40	44	dB	
V _{IN,MAX}	Data input overload		2000			mV_{pp}	
DJ	Deterministic jitter	V _{IN} = 5 mV _{pp} , K28.5 at 11.3 Gbps		4	7		
DJ	Deterministic jitter	V _{IN} = 20 mV _{pp} , K28.5 at 11.3 Gbps		4	9	ps _{pp}	
RJ	Random jitter	Input = 5 mV_{pp}		1.6		ps _{RMS}	
KJ	Random jiller	Input = 20 mV_{pp}		0.7			
V	Differential date output valtere	V _{IN} ≥ 20 mV _{pp} , DISABLE = LOW	600	700	900	mV_{pp}	
V _{OD}	Differential data output voltage	DISABLE = HIGH		25	100		
t _r	Output rise time	20% to 80%, $V_{IN} \ge 20 \text{ mV}_{PP}$		25	35	ps	
t _f	Output fall time	20% to 80%, $V_{IN} \ge 20 \text{ mV}_{PP}$		25	35	ps	
V	100	K28.5 pattern at 10.7 Gbps, R_{TH} = 62 kΩ		40		mV _{pp}	
V _{TH}	LOS assert threshold range	K28.5 pattern at 10.7 Gbps, R_{TH} = 32 kΩ		65			
	LOC threehold resisting	Versus temperature		3		dB	
	LOS threshold variation	Versus supply voltage V _{CC}		1		dB	
	LOS hysteresis	K28.5 pattern at 11.3 Gbps	1.5		7	dB	
t _{LOS_AST}	LOS assert time			1300	2000	ns	
t _{LOS, DEA_}	LOS deassert time			120		ns	
t _{DIS}	Disable response time			90		ns	



TYPICAL OPERATION CHARACTERISTICS

Typical operating condition is at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$, and $R_{VAR} = \text{open}$ (unless otherwise noted)







Figure 3.

Figure 4.



DIFFERENTIAL OUTPUT RETURN GAIN VS FREQUENCY 0 -5 -5 -10 -10 -20 -25 -35 0.1 1 10 100 f - Frequency - GHz


Figure 5.

Figure 6.



TYPICAL OPERATION CHARACTERISTICS (continued)

Typical operating condition is at V_{CC} = 3.3 V, T_A = 25°C, and R_{VAR} = open (unless otherwise noted)







Figure 7.






Figure 9.




Figure 10.



TYPICAL OPERATION CHARACTERISTICS (continued)

Typical operating condition is at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$, and $R_{VAR} = \text{open}$ (unless otherwise noted)




Figure 11.




Figure 12.

OUTPUT EYE-DIAGRAM AT 10.3 GBPS AND MINIMUM INPUT VOLTAGE (5 $\mathrm{mV_{pp}}$)




Figure 13.

OUTPUT EYE-DIAGRAM AT 10.3 GBPS AND MAXIMUM INPUT VOLTAGE (2000 $\rm mV_{pp})$




Figure 14.

G011




TYPICAL OPERATION CHARACTERISTICS (continued)


Typical operating condition is at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$, and $R_{VAR} = \text{open}$ (unless otherwise noted)

G013

OUTPUT EYE-DIAGRAM AT 8.5 GBPS AND MINIMUM INPUT VOLTAGE (5 mV $_{\rm pp}$)



OUTPUT EYE-DIAGRAM AT 8.5 GBPS AND MAXIMUM INPUT VOLTAGE (2000 $\rm mV_{pp})$



G014

Figure 15.

Figure 16.



APPLICATION INFORMATION

Figure 17 shows a typical application circuit using the ONET1191P. The output amplitude can be adjusted with R_{VAR} and the LOS assert voltage is adjusted with R_{TH} .




Figure 17. Basic Application Circuit



PACKAGE OPTION ADDENDUM

9-Oct-2006

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins F	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
ONET1191PRGTR	ACTIVE	QFN	RGT	16	3000	Green (RoHS & no Sb/Br)	CU	Level-2-260C-1 YEAR
ONET1191PRGTT	ACTIVE	QFN	RGT	16	250	Green (RoHS & no Sb/Br)	CU	Level-2-260C-1 YEAR

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

RGT (S-PQFP-N16) PLASTIC QUAD FLATPACK 3,15 2,85 3,15 2,85 PIN 1 INDEX AREA TOP AND BOTTOM 0,20 REF. -SEATING PLANE 0,08 0,05 0,00 $16X \frac{0,50}{0,30}$ 16 13 EXPOSED THERMAL PAD ⇘ $16X \ \frac{0,30}{0,18}$ 0,10 M 0,50 1,50 4203495/E 11/04

- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - B. This drawing is subject to change without notice.
 - C. Quad Flatpack, No-leads (QFN) package configuration.
 - The package thermal pad must be soldered to the board for thermal and mechanical performance.

 See the Product Data Sheet for details regarding the exposed thermal pad dimensions.
 - E. Falls within JEDEC MO-220.






THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to a ground or power plane (whichever is applicable), or alternatively, a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, Quad Flatpack No-Lead Logic Packages, Texas Instruments Literature No. SCBA017. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




Bottom View

NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions

RGT (S-PQFP-N16)



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SCBA017, SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications			
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio		
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive		
DSP	dsp.ti.com	Broadband	www.ti.com/broadband		
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol		
Logic	logic.ti.com	Military	www.ti.com/military		
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork		
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security		
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony		
		Video & Imaging	www.ti.com/video		
		Wireless	www.ti.com/wireless		

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated