

HD26C31

Quadruple Differential Line Drivers With 3 State Outputs

REJ03D0292-0200Z
(Previous ADE-205-574 (Z))
Rev.2.00
Jul.16.2004

Description


The HD26C31 features quadruple differential line drivers which satisfy the requirements of EIA standard RS-422A. This device is designed to provide differential signals with high current capability on bus lines. The circuit provides enable input to control all four drivers. The output circuit has active pull up and pull down and is capable of sinking or sourcing 20 mA.

Features

- TTL input compatibility
- Propagation delay time: 6 ns typ
- Output to output skew: 0.5 ns typ
- High output impedance in power off conditions
- Meets EIA standard RS-422A
- Operates from a single 5 V supply
- Three state outputs
- Low power dissipation with CMOS process
- Power up and power down protection
- Pin to pin compatible with HD26LS31
- Ordering Information

Part Name	Package Type	Package Code	Package Abbreviation	Taping Abbreviation (Quantity)
HD26C31FPEL	SOP-16 pin (JEITA)	FP-16DAV	FP	EL (2,000 pcs/reel)

Pin Arrangement



Function Table

Input A	Enables		Outputs	
	G	$\bar{G}$	Y	Z
H	H	X	H	L
L	H	X	L	H
H	X	L	H	L
L	X	L	L	H
X	L	H	Z	Z

H : High level

L : Low level

X : Irrelevant

Z : High impedance

Absolute Maximum Ratings (Ta = 25°C)

Item	Symbol	Ratings	Unit
Supply Voltage*2	V _{CC}	−0.5 to 7.0	V
Input Voltage	V _{IN}	−1.5 to V _{CC} +1.5	V
Output Voltage	V _{OUT}	−0.5 to V _{CC} +0.5	V
Power Dissipation	P _T	500	mW
Storage Temperature Range	T _{stg}	−65 to 150	°C
Lead Temperature*3	T _{lead}	260	°C
Output Current	I _{OUT}	±150	mA
Supply Current	I _{CC}	±150	mA

Notes: 1. The absolute maximum ratings are values which must not individually be exceeded, and furthermore, no two of which may be realized at the same time.

2. The values is defined as of ground terminal.


3. The values at 1.6 mm away from the package within 10 second, when soldering.

Recommended Operating Conditions (Ta = -40°C to +85°C)


Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	V _{CC}	4.5	5.0	5.5	V
Input Voltage	V _{IN}	0	—	V _{CC}	V
Output Voltage	V _{OUT}	0	—	V _{CC}	V
Operating Temperature	Ta	−40	25	85	°C
Input Rise/Fall Time* ¹	t _r , t _f	—	—	500	ns

Note: 1. This guarantees maximum limit when one input switches.

Logic Diagram



Electrical Characteristics (Ta = -40°C to +85°C)

Item	Symbol	Min	Typ	Max	Unit	Conditions
Input Voltage	V _{IH}	2.0	—	—	V	
	V _{IL}	—	—	0.8	V	
Output Voltage	V _{OH}	2.4	3.4	—	V	V _{IN} = V _{IH} or V _{IL} , I _{OH} = -20 mA
	V _{OL}	—	0.2	0.4	V	V _{IN} = V _{IH} or V _{IL} , I _{OL} = 20 mA
Differential Output Voltage	V _T	2.0	3.1	—	V	R _L = 100 Ω 
Difference In Differential Output	V _T - V _T	—	—	0.4	V	
Common Mode Output Voltage	V _{OS}	—	1.8	3.0	V	
Difference In Output Common Mode	V _{OS} - V _{OS}	—	—	0.4	V	
Input Current	I _{IN}	—	—	±1.0	μA	V _{IN} = V _{CC} , GND, V _{IH} or V _{IL}
Supply Current	I _{CC}	—	200	500	μA	I _{OUT} = 0 μA, V _{IN} = V _{CC} or GND
	I _{CC} *2	—	0.8	2.0	mA	I _{OUT} = 0 μA, V _{IN} = 2.4 V or 0.5 V
Off State Output Current	I _{OZ}	—	±0.5	±5.0	μA	V _{OUT} = V _{CC} or GND, $\bar{G}$ = V _{IL} , G = V _{IH}
Short Circuit Output Current	I _{SC} *3	-30	—	-150	mA	V _{IN} = V _{CC} or GND
Output Current with Power Off	I _{OFF}	—	—	100	μA	V _{CC} = 0 V, V _{OUT} = 6 V
	I _{OFF}	—	—	-100	μA	V _{CC} = 0 V, V _{OUT} = -0.25 V

Notes: 1. All typical values are at V_{CC} = Ta = 25°C.


2. 1 input: V_{IN} = 2.4 V or 0.5 V, other inputs: V_{IN} = V_{CC} or GND

3. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

Switching Characteristics (Ta = -40°C to +85°C, V_{CC} = 5 V ± 10%)


Item	Symbol	Min	Typ	Max	Unit	Conditions
Propagation Delay Time	t _{PLH}	2.0	6.0	11.0	ns	Test Circuit (1)
	t _{PHL}	2.0	6.0	11.0	ns	
Output To Output Skew	Skew	—	0.5	2.0	ns	
Differential Output Transition Time	t _{TLH}	—	6.0	10.0	ns	Test Circuit (3)
	t _{THL}	—	6.0	10.0	ns	
Output Enable Time	t _{ZL}	—	11.0	19.0	ns	Test Circuit (2)
	t _{ZH}	—	13.0	21.0	ns	
Output Disable Time	t _{LZ}	—	5.0	9.0	ns	
	t _{HZ}	—	7.0	11.0	ns	
Power Dissipation Capacitance	C _{PD}	—	50.0	—	pF	
Input Capacitance	C _{IN}	—	6.0	—	pF	

Test Circuit 1




Note: 1. C1, C2 and C3 (40 pF) include probe and jig capacitance.
R1 = R2 = 50 Ω, R3 = 500 Ω

Waveforms 1




Notes: 1. $t_r \leq 6 \text{ ns}$, $t_f \leq 6 \text{ ns}$
2. Input waveforms: PRR = 1 MHz, duty cycle 50%

Test Circuit 2




- Notes:
1. $t_r \leq 6 \text{ ns}$, $t_f \leq 6 \text{ ns}$
 2. Input waveforms: PRR = 1 MHz, duty cycle 50%

Waveforms 2




- Notes:
1. $t_r \leq 6 \text{ ns}$, $t_f \leq 6 \text{ ns}$
 2. Input waveforms: PRR = 1 MHz, duty cycle 50%

Test Circuit 3



Note: 1. C1, C2 and C3 (40 pF) include probe and jig capacitance.
R1 = R2 = 50 Ω, R3 = 500 Ω

Waveforms 3



Notes: 1. $t_r \leq 6$ ns, $t_f \leq 6$ ns
2. Input waveforms: PRR = 1 MHz, duty cycle 50%

HD26C31 Line Driver Applications

The HD26C31 is a line driver that meets the EIA RS-422A conditions, and has been designed to supply a high current for differential signals to a bus line. Its features are listed below.

- Operates on a single 5 V power supply.
- High output impedance when power is off
- Sink current and source current both 20 mA
- On-chip power up/down protection circuit

As shown by the logic diagram, the enable function is common to all four drivers, and either active-high or active-low can be selected.

The output section consists of two output stages (the Y side and Z side), each of which has the same sink current and source current capacity.

Connection of a termination resistance when the HD26C31 is used as a balanced differential type driver is shown.




Figure 1 I_{OH} vs. V_{OH} Characteristics




Figure 2 I_{OL} vs. V_{OL} Characteristics

When termination resistance R_T is connected between the two transmission lines, as shown in figure 3 the current path situation is that current I_{OH} on the side outputting a high level (in this case, the Y output) flows to the side outputting a low level (in this case, the Z output) via R_T , with the result that the low level rise is large.

If termination resistance R_T is dropped to GND on both transmit lines, as shown in figure 4 the current path situation is that the current that flows into the side outputting a low level (in this case, the Z output) is only the input bias current from the receiver. As this input bias current is small compared with the signal current, it has almost no effect on the differential input signal at the receiver end.

Figure 5 shows the output voltage characteristic when termination resistance R_T is varied.

Also, when used in a party line system, etc., the low level rises further due to the receiver input bias current, so that it is probably advisable to drop the termination resistance to GND.

However, the fact that it is possible to make the value of R_T equal to the characteristic impedance of the transmission line offers the advantage of being able to hold the power dissipation on the side outputting a high level to a lower level than in the above case.

Consequently, the appropriate use must be decided according to the actual operating conditions (transmission line characteristics, transmission distance, whether a party line is used, etc.).

Figure 6 shows the output characteristics when termination resistance R_T is varied.




Figure 3 Example of Driver Use-1




Figure 4 Example of Driver Use-2




Figure 5 Termination Resistance vs. Output Voltage Characteristics

A feature of termination implemented as shown in figure 7 is that power dissipation is low when the duty of the transmitted signal is high.

However, care is required, since if R_T is sufficiently small, when the output on the pulled-up side goes high, a large current will flow and the output low level will rise.

Figure 8 shows the output characteristics when termination resistance R_T is varied.




Figure 6 Termination Resistance vs. Output Voltage Characteristics




Figure 7 Example of Driver Use-3






Figure 8 Termination Resistance vs. Output Voltage Characteristics

Package Dimensions

As of January, 2003
Unit: mm



*Ni/Pd/Au plating

Package Code	FP-16DAV
JEDEC	—
JEITA	Conforms
Mass (reference value)	0.24 g

Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Keep safety first in your circuit designs!

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.
The information described here may contain technical inaccuracies or typographical errors.
Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (<http://www.renesas.com>).
4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.



RENESAS SALES OFFICES

<http://www.renesas.com>

Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A
Tel: <1> (408) 382-7500 Fax: <1> (408) 382-7501

Renesas Technology Europe Limited.

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, United Kingdom
Tel: <44> (1628) 585 100, Fax: <44> (1628) 585 900

Renesas Technology Europe GmbH

Dornacher Str. 3, D-85622 Feldkirchen, Germany
Tel: <49> (89) 380 70 0, Fax: <49> (89) 929 30 11

Renesas Technology Hong Kong Ltd.

7/F., North Tower, World Finance Centre, Harbour City, Canton Road, Hong Kong
Tel: <852> 2265-6688, Fax: <852> 2375-6836

Renesas Technology Taiwan Co., Ltd.

FL 10, #99, Fu-Hsing N. Rd., Taipei, Taiwan
Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology (Shanghai) Co., Ltd.

26/F., Ruijin Building, No.205 Maoming Road (S), Shanghai 200020, China
Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952

Renesas Technology Singapore Pte. Ltd.

1, Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632
Tel: <65> 6213-0200, Fax: <65> 6278-8001