

DUAL "D" - TYPE FLIP-FLOP

GENERAL DESCRIPTION

The MMC 4013 is a monolithic integrated circuit, available in 14-lead dual in-line plastic or ceramic package.

The MMP 4013 consists of two identical, independent data-type flip-flops. Each flip-flop has independent data, set, reset, and clock inputs and Q and $\bar{Q}$ outputs. These devices can be used for shift register applications, and, by connecting Q output to the data input, for counter and toggle applications. The logic level present at the D input is transferred to the Q output during the positive-going transition of the clock pulse. Setting or resetting is independent of the clock and is accomplished by a high level on the set or reset line, respectively.

FEATURES

- set-reset capability
- static flip-flop operation — retains state indefinitely with clock level either "high" or "low"
- medium-speed operation — 16 MHz (typ.) clock toggle rate at 10 V
- quiescent current specified to 20 V
- maximum input leakage of 1 μ A at 18 V (full package temperature range)
- standardized symmetrical output characteristics
- 5 V, 10 V, and 15 V parametric ratings

ABSOLUTE MAXIMUM RATINGS


V_{DD}^*	Supply voltage: G and H types	-0.5 to	20	V
	E and F types	-0.5 to	18	V
V_i	Input voltage	-0.5 to	$V_{DD} + 0.5$	V
I_i	DC input current (any one input)		± 10	mA
P_{tot}	Total power dissipation (per package)		200	mW
	Dissipation per output transistor			
	for T_A = full package-temperature range		100	mW
T_A	Operating temperature: G and H types	-55 to	125	°C
	E and F types	-40 to	85	°C
T_{stg}	Storage temperature	-65 to	150	°C

* All voltage values are referred to V_{SS} pin voltage

RECOMMENDED OPERATING CONDITIONS


V_{DD}^*	Supply voltage: G and H types	3 to	18	V
	E and F types	3 to	15	V
V_i	Input voltage	0 to	V_{DD}	V
T_A	Operating temperature: G and H types	-55 to	125	°C
	E and F types	-40 to	85	°C

CONNECTION DIAGRAM



LOGIC DIAGRAM

(one of two identical flip-flops)



N(N) = FF1/FF2 TERMINAL ASSIGNMENT

TRUTH TABLE

CL●	D	R	S	Q	$\bar{Q}$
	0	0	0	0	1
	1	0	0	1	0
	X	0	0	Q	$\bar{Q}$
X	X	1	0	0	1
X	X	0	1	1	0
X	X	1	1	1	1

NO CHANGE

LOGIC 0 = LOW
LOGIC 1 = HIGH● = LEVEL CHANGE
X = DON'T CARE

STATIC ELECTRICAL CHARACTERISTICS

(over recommended operating conditions)

PARAMETER			TEST CONDITIONS				VALUES							UNIT
			V _I (V)	V _O (V)	I _O (μA)	V _{DD} (V)	T _{LOW}		25°C			T _{HIGH}		
							min.	max.	min.	typ	max.	min.	max.	
I _L Quiescent current	G, H types	0/ 5			5		1		0.02	1		30	μA	
		0/10			10		2		0.02	2		60		
		0/15			15		4		0.02	4		120		
		0/20			20		20		0.04	20		600		
	E, F types	0/ 5			5		4		0.02	4		30		
		0/10			10		8		0.02	8		60		
		0/15			15		16		0.02	16		120		
V _{OH} Output high voltage		0/ 5		< 1	5	4.95		4.95			4.95		V	
		0/10		< 1	10	9.95		9.95			9.95			
		0/15		< 1	15	14.95		14.95			14.95			
V _{OL} Output low voltage		5 /0		< 1	5		0.05			0.05		0.05	V	
		10/0		< 1	10		0.05			0.05		0.05		
		15/0		< 1	15		0.05			0.05		0.05		
V _{IH} Input high voltage			0.5/4.5	< 1	5	3.5		3.5			3.5		V	
			1/9	< 1	10	7		7			7			
			1.5/13.5	< 1	15	11		11			11			
V _{IL} Input low voltage			4.5/0.5	< 1	5		1.5			1.5		1.5	V	
			9/1	< 1	10		3			3		3		
			13.5/1.5	< 1	15		4			4		4		
I _{OH} Output drive current	G, H types	0/ 5	2.5		5	-2		-1.6	-3.2		-1.15		mA	
		0/ 5	4.6		5	-0.64		-0.51	-1		-0.36			
		0/10	9.5		10	-1.6		-1.3	-2.6		-0.9			
		0/15	13.5		15	-4.2		-3.4	-6.8		-2.4			
	E, F types	0/ 5	2.5		5	-1.53		-1.36	-3.2		-1.1			
		0/ 5	4.6		5	-0.52		-0.44	-1		-0.36			
		0/10	9.5		10	-1.3		-1.1	-2.6		-0.9			
		0/15	13.5		15	-3.6		-3.0	-6.8		-2.4			
I _{OL} Output sink current	G, H types	0/ 5	0.4		5	0.64		0.51	1		0.36		mA	
		0/10	0.5		10	1.6		1.3	2.6		0.9			
		0/15	1.5		15	4.2		3.4	6.8		2.4			
	E, F types	0/ 5	0.4		5	0.52		0.44	1		0.36			
		0/10	0.5		10	1.3		1.1	2.6		0.9			
		0/15	1.5		15	3.6		3.0	6.8		2.4			
I _{IH} , I _{IL} Input leakage current	G, H types	0/18	Any input		18		±0.1		±10 ⁻⁵	±0.1		±1	μA	
	E, F types	0/15			15		±0.3		±10 ⁻⁵	±0.3		±1		
C _I Input capacitance			Any input						5	7.5			p	

* T_{LOW} = -55°C for G, H devices; -40°C for E, F devices.* T_{HIGH} = +125°C for G, H devices; +85°C for E, F devices.

The Noise Margin for both "1" and "0" level is:

1 V min. with V_{DD} = 5 V2 V min. with V_{DD} = 10 V2.5 V min. with V_{DD} = 15 V

DYNAMIC ELECTRICAL CHARACTERISTICS

($T_A = 25^\circ\text{C}$, $C_L = 50\text{ pF}$, $R_L = 200\text{ kohm}$, typical temperature coefficient for all $V_{DD} = 0.3\%/^\circ\text{C}$ values, all input rise and fall time = 20 ns)

PARAMETER	TEST CONDITIONS V_{DD} (V)	VALUES			UNIT
		min.	typ.	max.	
t_{PLH} , t_{PHL} Propagation delay time (clock to Q or Q outputs)	5 10 15		150 65 45	300 130 90	ns
t_{PLH} Propagation delay time (Set to Q or Reset to Q)	5 10 15		150 65 45	300 130 90	ns
t_{PHL} Propagation delay time (Set to Q or Reset to Q)	5 10 15		200 85 60	400 170 120	ns
t_{FLH} , t_{THL} Transition time	5 10 15		100 50 40	200 100 80	ns
f_{CL} ● Maximum clock frequency	5 10 15	3.5 8 12	7 16 24		MHz
t_W Clock pulse width	5 10 15	140 60 40	70 30 20		ns
t_r , t_f ●● Clock input rise or fall time	5 10 15			15 4 1	μs
t_W Set or reset pulse width	5 10 15	180 80 50	90 40 25		ns
t_{setup} Data setup time	5 10 15	40 20 15	20 10 7		ns

- Input t_r , $t_f = 5\text{ ns}$
- If more than one unit is cascaded in a parallel clocked operation, t_r should be made less than or equal to the sum of the fixed propagation delay time at 15 pF and the transition time of the output driving stage for the estimated capacitive load.