



## Introduction

### (General Description)

The EC5602 is a rail-to-rail dual channels operational amplifier with wide supply range from 4.5V to 18V. It provides 0.5V beyond the supply rails of common mode input range and capability of rail-to-rail output swing as well. This enables the amplifier to offer maximum dynamic range at any supply voltage among many applications. A 8MHz gain bandwidth product allows EC5602 to perform more stable than other devices in Internet applications.

With features of 20V/ $\mu$ s high slew rate and 200ns of fast settling time, as well as 30mA (sink and source) of high output driving capability, the EC5602 is ideal for the requirements of flat panel Thin Film Transistor Liquid Crystal Displays (TFT-LCD) panel grayscale reference buffers application. Due to insensitive to power supply variation, EC5602 offers flexibility of use in multitude of applications such as battery power, portable devices and anywhere low power consumption is concerned. With standard operational amplifier pin assignment, the EC5602 is offered in a space saving 8-Pin MSOP \ SOP-8 package and, TSSOP-8 package. And the operating temperature is from -40°C to +85°C.


## Features

- Wide supply voltage range 4.5V ~ 18V
- Input range 500mV beyond the rails
- Unity-gain stable
- Rail-to-rail output swing
- High slew rate 20V/ $\mu$ s
- GBWP 8MHz
- 12 MHz -3dB Bandwidth
- Ultra-small Package MSOP-8 \ SOP-8. and TSSOP8
- Available in RoHS Compliant Packages.

## Applications

- TFT-LCD Reference Driver
- Touch-Screen Display
- Wireless LANs
- Personal Communication Devices
- Direct Access Arrangement
- Personal Digital Assistant (PDA)
- Active Filter
- Sampling ADC Amplifier
- ADC/DAC Buffer
- Electronic Notebook
- Office Automation
- Portable Electronics


### Pin Assignment




### Ordering Information

PACKAGE	PART NUMBER	MAKING
MSOP8, GREEN Mode	EC5602R-G	EC5602-G Date Code Lot No.
SOP- 8, GREEN Mode with exposed pad	EC5602N-HG	5602-HG Date Code Lot No.
Green mode 8-pin TSSOP	EC5602I-G	EC5602-G Date Code Lot No.

### Ordering Information



**Package Marking Indication**

**Absolute maximum ratings (TA = 25 °C)**

Values beyond absolute maximum ratings may cause permanent damage to the device. These are stress ratings only; functional device operation is not implied. Exposure to AMR conditions for extended periods may affect device reliability.

Parameter	Symbol	Value	Unit
Supply Voltage between $V_{S+}$ and $V_{S-}$	$V_S$	18	V
Input Voltage (For rail to rail)	$V_{in}$	$V_{S-} - 0.5$	V
		$V_{S+} + 0.5$	V
Maximum Continuous Output Current	$I_{out}$	30	mA
Maximum Junction Temperature	$T_J$	+125	°C
Storage Temperature Range	TSTG	-65 to +150	°C
Operating Temperature Range	TOP	-40 to +85	°C
Lead temperature	$T_{lead}$	260	°C
ESD Voltage	$V_{ESD}$	2	KV

**Important Note:**

All parameters having Min/Max specifications are guaranteed. Typical values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore:  $T_J = T_C = T_A$



**Electrical Characteristics**

**(Typical Performance Characteristics)**

$V_{S+} = +5V$ ,  $V_{S-} = -5V$ ,  $R_L = 10k\Omega$  and  $C_L = 10pF$  to  $0V$ ,  $T_A = 25^\circ C$  unless otherwise specified.

Parameter	Description	Condition	Min	Typ	Max	Units
<b>Input Characteristics</b>						
$V_{OS}$	Input Offset Voltage	$V_{CM} = 0V$		2	12	mV
$TCV_{OS}$	Average Offset Voltage Drift	[1]		5		$\mu V/^\circ C$
$I_B$	Input Bias Current	$V_{CM} = 0V$		2	50	nA
$R_{IN}$	Input Impedance			1		$G\Omega$
$C_{IN}$	Input Capacitance			1.35		pF
CMIR	Common-Mode Input Range		-5.5		+5.5	V
CMRR	Common-Mode Rejection Ratio	for $V_{IN}$ from -5.5V to 5.5V	50	70		dB
$A_{VOL}$	Open-Loop Gain	$-4.5V < V_{OUT} < 4.5V$	75	95		dB
<b>Output Characteristics</b>						
$V_{OL}$	Output Swing Low-	$I_L = -5mA$		-4.92	-4.85	V
$V_{OH}$	Output Swing High	$I_L = 5mA$	4.85	4.92		V
$I_{SC}$	Short Circuit Current			$\pm 120$		mA
$I_{OUT}$	Output Current			$\pm 30$		mA
<b>Power Supply Performance</b>						
PSRR	Power Supply Rejection Ratio	$V_S$ is moved from $\pm 3.75V$ to $\pm 7.75V$	60	80		dB
$I_S$	Supply Current (Per Amplifier)	No Load		1.2	1.5	mA
<b>Dynamic Performance</b>						
SR	Slew Rate [2]	$-4.0V < V_{OUT} < 4.0V$ , 20% to 80%	13	20		$V/\mu s$
$t_s$	Settling to +0.1% ( $A_V = +1$ )	( $A_V = +1$ ), $V_O = 2V$ Step		200		ns
BW	-3dB Bandwidth	$R_L = 10k$ , $C_L = 10pF$		12		MHz
GBWP	Gain-Bandwidth Product	$R_L = 10k$ , $C_L = 10pF$		8		MHz
PM	Phase Margin	$R_L = 10k$ , $C_L = 10pF$		60		Degrees
CS	Channel Separation	$f = 1MHz$		75		dB
1. Measured over operating temperature range 2. Slew rate is measured on rising and falling edges						

### Typical Performance Characteristics




Figure (a) Input Offset Voltage Distribution




Figure (b) Rail to Rail Capability




Figure (c) Input Beyond the Rails Signal




Figure (d) Large Signal Transient Response




Figure (e) Large Signal Transient Response




Figure (g) Open Loop Gain & Phase vs. Frequency




Figure (h) Frequency Response for Various  $C_L$




Figure (h) Frequency Response for Various  $R_L$

## Applications Information

### Product Description

The EC5602 rail-to-rail dual channels amplifier is built on an advanced high voltage CMOS process. Its beyond rails input capability and full swing of output range makes itself an ideal amplifier for use in a wide range of general-purpose applications. The features of 20V/ $\mu$ S high slew rate, fast settling time, -3dB bandwidth of 12MHz as well as high output driving capability have proven the EC5602 a good voltage reference buffer in TFT-LCD for grayscale reference applications. High phase margin and extremely low power consumption (500 $\mu$ A per amplifier) make the EC5602 ideal for Connected in voltage follower mode for low power high drive applications

### Supply Voltage, Input Range and Output Swing

The EC5602 can be operated with a single nominal wide supply voltage ranging from 4.5V to 18V with stable performance over operating temperatures of -40 °C to +85 °C.

With 500mV greater than rail-to-rail input common mode voltage range and 70dB of Common Mode Rejection Ratio, the EC5602 allows a wide range sensing among many applications without having any concerns over exceeding the range and no compromise in accuracy. The output swings of the EC5602 typically extend to within 80mV of positive and negative supply rails with load currents of 5mA. The output voltage swing can be even closer to the supply rails by merely decreasing the load current. Figure 1 shows the input and output waveforms for the device in the unity-gain configuration. The amplifier is operated under  $\pm$ 5V supply with a 10k $\Omega$  load connected to GND. The input is a 10Vp-p sinusoid. An approximately 9.985 Vp-p of output voltage swing can be easily achieved.




Figure 1. Operation with Rail-to-Rail Input and Output

### Output Short Circuit Current Limit

A  $\pm$ 120mA short circuit current will be limited by the EC5602 if the output is directly shorted to the positive or the negative supply. For an indefinitely output short circuit, the power dissipation could easily increase such that the device may be damaged. The internal metal interconnections are well designed to prevent the output continuous current from exceeding  $\pm$ 30 mA such that the maximum reliability can be well maintained.

### Output Phase Reversal

The EC5602 is designed to prevent its output from being phase reversal as long as the input voltage is limited from  $V_{S-} - 0.5V$  to  $V_{S+} + 0.5V$ . Figure 2 shows a photo of the device output with its input voltage driven beyond the supply rails. Although the phase of the device's output will not be reversed, the input's over-voltage should be avoided. An improper input voltage exceeds supply range by more than 0.6V may result in an over stress damage.




Figure 2. Operation with Beyond-the Rails Input

### Power Dissipation

The EC5602 is designed for maximum output current capability. Even though momentary output shorted to ground causes little damage to device.

For the high drive amplifier EC5602, it is possible to exceed the 'absolute-maximum junction temperature' under certain load current conditions. Therefore, it is important to calculate the maximum junction temperature for the application to determine if load conditions need to be modified for the amplifier to remain in the safe operating area. The maximum power dissipation allowed in a package is determined according to:

$$P_{Dmax} = \frac{T_{Jmax} - T_{Amax}}{\Theta_{JA}}$$

Where:

$T_{Jmax}$  = Maximum Junction Temperature

$T_{Amax}$  = Maximum Ambient Temperature

$\Theta_{JA}$  = Thermal Resistance of the Package

$P_{Dmax}$  = Maximum Power Dissipation in the Package.





The maximum power dissipation actually produced by an IC is the total quiescent supply current times the total power supply voltage, plus the power in the IC due to the loads, or:

$$P_{Dmax} = \sum[V_S * I_{Smax} + (V_{S+} - V_O) * I_L]$$

When sourcing, and

$$P_{Dmax} = \sum[V_S * I_{Smax} + (V_O - V_{S-}) * I_L]$$

When sinking.

Where:

$i = 1$  to  $2$

$V_S$  = Total Supply Voltage

$I_{Smax}$  = Maximum Supply Current Per Amplifier

$V_O$  = Maximum Output Voltage of the Application

$I_L$  = Load current

$R_L$  = Load Resistance =  $(V_{S+} - V_O)/I_L = (V_O - V_{S-})/I_L$

A calculation for  $R_L$  to prevent device from overheat can be easily solved by setting the two  $P_{Dmax}$  equations equal to each other.

Package	$\Theta_{ja}$ (°C/W)	$\Theta_{jc}$ (°C/W)
MSOP-8	201	78
SOP-8(EXPOSED PAD)	60	16
TSSOP-8	230	69

### Driving Capacitive Loads

The EC5602 is designed to drive a wide range of capacitive loads. In addition, the output current handling capability of the device allows for good slewing characteristics even with large capacitive loads. The combination of these features make the EC5602 ideally for applications such as TFT LCD panel grayscale reference voltage buffers, ADC input amplifiers, etc.


As load capacitance increases, however, the -3dB bandwidth of the device will decrease and the peaking increase. The amplifiers drive 10pF loads in parallel with 10 k $\Omega$  with just 1.5dB of peaking, and 100pF with 6.4dB of peaking. If less peaking is desired in these applications, a small series resistor (usually between 5 $\Omega$  and 50 $\Omega$ ) can be placed in series with the output. However, this will obviously reduce the gain slightly. Another method of reducing peaking is to add a "snubber" circuit at the output. A snubber is a shunt load consisting of a resistor in series with a capacitor. Values of 150 $\Omega$  and 10nF are typical. The advantage of a snubber is that it improves the settling and overshooting performance while does not draw any DC load current or reduce the gain.

### Power Supply Bypassing and Printed Circuit Board Layout

With high phase margin, the EC5602 performs stable gain at high frequency. Like any high-frequency device, good layout of the printed circuit board usually comes with optimum performance. Ground plane construction is highly recommended, lead lengths should be as short as possible and the power supply pins must be well bypassed to reduce the risk of oscillation. For normal single supply operation, where the  $V_{S-}$  pin is connected to ground, a 0.1 $\mu$ F ceramic capacitor should be placed from  $V_{S+}$  pin to  $V_{S-}$  pin as a bypassing capacitor. A 4.7 $\mu$ F tantalum capacitor should then be connected in parallel, placed in the region of the amplifier. One 4.7 $\mu$ F capacitor may be used for multiple devices. This same capacitor combination should be placed at each supply pin to ground if split supplies are to be used.


### Outline Dimensions (Dimensions shown in millimeters)

#### MSOP8




SYMBOLS	MIN.	NOM.	MAX.
A	—	—	1.10
A1	0.00	—	0.15
A2	0.75	0.85	0.95
D	3.00 BSC		
E	4.90 BSC		
E1	3.00 BSC		
L	0.40	0.60	0.80
L1	0.95 REF		
$\theta^\circ$	0	—	8

UNIT : MM








#### NOTES:

1. JEDEC OUTLINE : MO-187 AA
2. DIMENSION 'D' DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.15 PER SIDE.
3. DIMENSION 'E1' DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 PER SIDE.
4. DIMENSION '0.22' DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 MM TOTAL IN EXCESS OF THE '0.22' DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OF THE FOOT. MINIMUM SPAC BETWEEN PROTRUSION AND ADJACENT LEAD IS 0.07 MM.
5. DIMENSIONS 'D' AND 'E1' TO BE DETERMINED AT DATUM PLANE  $\square$ .



### Outline Dimensions

### SOP-8



SYMBOLS	MIN.	MAX.
A	1.35	1.75
A1	0.05	0.15
A2	—	1.5
D	4.8	4.98
E	3.8	4.0
H	5.8	6.2
L	0.4	1.27
$\theta^\circ$	0	8

UNIT:mm

### THERMALLY ENHANCED DIMENSIONS

PAD SIZE	E1	D1
90X90E	2.2 REF	3.0 REF
95X13E	2.05 REF	2.05 REF





UNIT:mm

### NOTES:

1. JEDEC OUTLINE : N/A
2. DIMENSIONS "D" DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS AND GATE BURRS SHALL NOT EXCEED .15mm (.006in) PER SIDE.
3. DIMENSIONS "E" DOES NOT INCLUDE INTER-LEAD FLASH, OR PROTRUSIONS. INTER-LEAD FLASH AND PROTRUSIONS SHALL NOT EXCEED .25mm (.010in) PER SIDE.

### Mechanical Dimensions

#### Outline Drawing TSSOP-8



SYMBOLS	MIN.	NOM.	MAX.
A	—	—	1.20
A1	0.05	—	0.15
A2	0.96	1.01	1.06
D	2.90	3.00	3.10
E	6.40 BSC		
E1	4.30	4.40	4.50
L	0.45	0.60	0.75
$\theta$	0	—	8

UNIT : MM