



256MB- 32Mx64 SDRAM UNBUFFERED

FEATURES

- Burst Mode Operation
- Auto and Self Refresh capability
- LVTTTL compatible inputs and outputs
- Serial Presence Detect with EEPROM
- Fully synchronous: All signals are registered on the positive edge of the system clock
- Programmable Burst Lengths: 1, 2, 4, 8 or Full Page
- 3.3V $\pm$ 0.3V Power Supply
- 144 Pin SO-DIMM JEDEC

DESCRIPTION

The WED3DG6432V is a 32Mx64 synchronous DRAM module which consists of eight 16Mx16 SDRAM components in TSOP II package, and one 2Kb EEPROM in an 8 pin TSSOP package for Serial Presence Detect which are mounted on a 144 pin SO-DIMM multilayer FR4 Substrate.

* This product is subject to change without notice.

PIN CONFIGURATIONS (FRONT SIDE/BACK SIDE)

PINOUT											
PIN	FRONT	PIN	BACK	PIN	FRONT	PIN	BACK	PIN	BACK	PIN	BACK
1	Vss	2	Vss	51	DQ14	52	DQ46	95	DQ21	96	DQ53
3	DQ0	4	DQ32	53	DQ15	54	DQ47	97	DQ22	98	DQ54
5	DQ1	6	DQ33	55	Vss	56	Vss	99	DQ23	100	DQ55
7	DQ2	8	DQ34	57	NC	58	NC	101	Vcc	102	Vcc
9	DQ3	10	DQ35	59	NC	60	NC	103	A6	104	A7
11	Vcc	12	Vcc	VOLTAGE KEY				105	A8	106	BA0
13	DQ4	14	DQ36					107	Vss	108	Vss
15	DQ5	16	DQ37					109	A9	110	BA1
17	DQ6	18	DQ38					111	A10/AP	112	A11
19	DQ7	20	DQ39	61	CK0	62	CKE0	113	Vcc	114	Vcc
21	Vss	22	Vss	63	Vcc	64	Vcc	115	Vcc	116	Vcc
23	DQM0	24	DQM4	65	RAS#	66	CAS#	117	DQM2	118	DQM6
25	DQM1	26	DQM5	67	WE#	68	CKE1	119	DQM3	120	DQM7
27	Vcc	28	Vcc	69	CS0#	70	A12	121	Vss	122	Vss
29	A0	30	A3	71	CS1#	72	*A13	123	DQ24	124	DQ56
31	A1	32	A4	73	DNU	74	CK1	125	DQ25	126	DQ57
33	A2	34	A5	75	Vss	76	Vss	127	DQ26	128	DQ58
35	Vss	36	Vss	77	NC	78	NC	129	DQ27	130	DQ59
37	DQ8	38	DQ40	79	NC	80	NC	131	Vcc	132	Vcc
39	DQ9	40	DQ41	81	Vcc	82	Vcc	133	DQ28	134	DQ60
41	DQ10	42	DQ42	83	DQ16	84	DQ48	135	DQ29	136	DQ61
43	DQ11	44	DQ43	85	DQ17	86	DQ49	137	DQ30	138	DQ62
45	Vcc	46	Vcc	87	DQ18	88	DQ50	139	DQ31	140	DQ63
47	DQ12	48	DQ44	89	DQ19	90	DQ51	141	Vss	142	Vss
49	DQ13	50	DQ45	91	Vss	92	Vss	143	**SDA	144	**SCL
				93	DQ20	94	DQ52		Vcc		Vcc

PIN NAMES


A0 – A12	Address Input (Multiplexed)
BA0-1	Select Bank
DQ0-63	Data Input/Output
CK0,CK1	Clock Input
CKE0,CKE1	Clock Enable Input
CS0#,CS1#	Chip Select Input
RAS#	Row Address Strobe
CAS#	Column Address Strobe
WE#	Write Enable
DQM0-7	DQM
Vcc	Power Supply (3.3V)
Vss	Ground
SDA	Serial Data I/O
SCL	Serial Clock
DNU	Do Not Use
NC	No Connect

* These pins are not used in this module.

** These pins should be NC in the system which does not support SPD.



FUNCTIONAL BLOCK DIAGRAM





ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Units
Voltage on any pin relative to V _{SS}	V _{IN} , V _{OUT}	-1.0 ~ 4.6	V
Voltage on V _{CC} supply relative to V _{SS}	V _{CC} , V _{CCQ}	-1.0 ~ 4.6	V
Storage Temperature	T _{STG}	-55 ~ +150	°C
Power Dissipation	P _D	8	W
Short Circuit Current	I _{OS}	50	mA

Note: Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded.
Functional operation should be restricted to recommended operating condition.
Exposure to higher than recommended voltage for extended periods of time could affect device reliability.

RECOMMENDED DC OPERATING CONDITIONS

(Voltage Referenced to: V_{SS} = 0V, T_A = 0°C to +70°C)

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply Voltage	V _{CC}	3.0	3.3	3.6	V	
Input High Voltage	V _{IH}	2.0	3.0	V _{CCQ} +0.3	V	1
Input Low Voltage	V _{IL}	-0.3	—	0.8	V	2
Output High Voltage	V _{OH}	2.4	—	—	V	I _{OH} = -2mA
Output Low Voltage	V _{OL}	—	—	0.4	V	I _{OL} = -2mA
Input Leakage Current	I _{LI}	-10	—	10	μA	3

Note: 1. V_{IH} (max) = 5.6V AC. The overshoot voltage duration is ≤ 3ns.
2. V_{IL} (min) = -2.0V AC. The undershoot voltage duration is ≤ 3ns.
3. Any input 0V ≤ V_{IN} ≤ V_{CCQ}
Input leakage currents include Hi-Z output leakage for all bi-directional buffers with Tri-State outputs.

CAPACITANCE

(T_A = 23°C, f = 1MHz, V_{CC} = 3.3V, V_{REF} = 1.4V ± 200mV)

Parameter	Symbol	Max	Unit
Input Capacitance (A0-A12)	C _{IN1}	45	pF
Input Capacitance (RAS#, CAS#, WE#)	C _{IN2}	45	pF
Input Capacitance (CKE0, CKE1)	C _{IN3}	25	pF
Input Capacitance (CK0, CK1)	C _{IN4}	21	pF
Input Capacitance (CS0#, CS1#)	C _{IN5}	25	pF
Input Capacitance (DQM0-DQM7)	C _{IN6}	12	pF
Input Capacitance (BA0-BA1)	C _{IN7}	45	pF
Data Input/Output Capacitance (DQ0-DQ63)	C _{OUT}	12	pF



OPERATING CURRENT CHARACTERISTICS

(V_{CC} = 3.3V, T_A = 0°C to +70°C)

			Version			
Parameter	Symbol	Conditions	133	100	Units	Note
Operating Current (One bank active)	I _{CC1}	Burst Length = 1 t _{RC} ≥ t _{RC} (min) I _{OL} = 0mA	740	710	mA	1
Precharge Standby Current in Power Down Mode	I _{CC2P}	CKE ≤ V _{IL} (max), t _{CC} = 10ns	16		mA	
	I _{CC2PS}	CKE & CK ≤ V _{IL} (max), t _{CC} = ∞	16			
Precharge Standby Current in Non-Power Down Mode	I _{CC2N}	CKE ≥ V _{IH} (min), CS ≥ V _{IH} (min), t _{CC} = 10ns Input signals are charged one time during 20	130		mA	
	I _{CC2NS}	CKE ≥ V _{IH} (min), CK ≤ V _{IL} (max), t _{CC} = ∞ Input signals are stable	115			
Active Standby Current in Power-Down Mode	I _{CC3P}	CKE ≥ V _{IL} (max), t _{CC} = 10ns	50		mA	
	I _{CC3PS}	CKE & CK ≤ V _{IL} (max), t _{CC} = ∞	50			
Active Standby Current in Non-Power Down Mode	I _{CC3N}	CKE ≥ V _{IH} (min), CS ≥ V _{IH} (min), t _{CC} = 10ns Input signals are changed one time during 20ns	280		mA	
	I _{CC3NS}	CKE ≥ V _{IH} (min), CK ≤ V _{IL} (max), t _{CC} = ∞ Input signals are stable	240		mA	
Operating Current (Burst mode)	I _{CC4}	I _O = mA Page burst 4 Banks activated t _{CCD} = 2CK	860	810	mA	1
Refresh Current	I _{CC5}	t _{RC} ≥ t _{RC} (min)	1000	910	mA	2
Self Refresh Current	I _{CC6}	CKE ≤ 0.2V	25		mA	

Notes: 1. Measured with outputs open.


2. Refresh period is 64ms.

3. Unless otherwise noticed, input swing level is CMOS (V_{IH}/V_{IL} = V_{CCA}/V_{SSQ})



Ordering Information	Speed	CAS Latency
WED3DG6432V10D1	100MHz	CL=2
WED3DG6432V7D1	133MHz	CL=2
WED3DG6432V75D1	133MHz	CL=3

PACKAGE DIMENSIONS



ALL DIMENSIONS ARE IN INCHES