



128MB – 32Mx40 DDR2 SDRAM UNBUFFERED, ECC, w/PLL

FEATURES

- Unbuffered 200-pin, Small-Outline DIMM (SO-DIMM)
- Support ECC error detection and correction
- Fast data transfer rates: PC2-5300*, PC2-4200 and PC2-3200
- Utilizes 667*, 533 and 400 Mb/s DDR2 SDRAM components
- $V_{CC} = 1.8V \pm 0.1V$
- $V_{CCSPD} = 1.7V$ to 3.6V
- JEDEC standard 1.8V I/O (SSTL_18-compatible)
- Differential data strobe (DQS, DQS#) option
- Differential clock inputs (CK, CK#)
- Four-bit prefetch architecture
- Programmable CAS# latency (CL): 3, 4, and 5
- Posted CAS# additive latency; 0, 1, 2, 3 and 4
- Programmable burst: length (4, 8)
- On-die termination (ODT)
- On memory PLL clock
- Serial Presence Detect (SPD) with EEPROM
- Auto & self refresh (64ms: 8,192 cycle refresh)
- Gold edge contacts
- RoHS Compliant
- JEDEC proposed Pin-out
- Package option:
 - 200 Pin (SO-DIMM)
 - PCB – 30.00mm (1.181") TYP.

DESCRIPTION

The WV3HG32M40SEU is a 32Mx40 Double Data Rate 2 SDRAM memory module based on 512Mb DDR2 SDRAM components. The module consists of three 32Mx16, in FBGA package mounted on a 200 pin SO-DIMM FR4 substrate.

* This product is under development, is not qualified or characterized and is subject to change or cancellation without notice.

NOTE: Consult factory for availability of:

- Vendor source control options
- Industrial temperature option

OPERATING FREQUENCIES

	PC2-5300*	PC2-4200	PC2-3200
Clock Speed	333MHz	266MHz	200MHz
CL-tRCD-tRP	5-5-5	4-4-4	3-3-3

Note:

- Consult factory for availability



PIN CONFIGURATION



Pin No.	Symbol	Pin No.	Symbol	Pin No.	Symbol	Pin No.	Symbol
1	V _{REF}	51	DQ18	101	V _{CC}	151	V _{SS}
2	V _{SS}	52	V _{SS}	102	A6	152	V _{SS}
3	DQ0	53	DQ19	103	A5	153	NC
4	DQ4	54	DQ28	104	A4	154	NC
5	V _{SS}	55	V _{SS}	105	A3	155	NC
6	DQ5	56	DQ29	106	V _{CC}	156	V _{SS}
7	DQ1	57	DQ24	107	A2	157	V _{SS}
8	V _{SS}	58	V _{SS}	108	A1	158	NC
9	DQS0#	59	DQ25	109	V _{CC}	159	NC
10	DM0	60	DM3	110	A0	160	NC
11	DQS0	61	V _{SS}	111	A10/AP	161	NC
12	V _{SS}	62	V _{SS}	112	BA1	162	V _{SS}
13	V _{SS}	63	DQS3#	113	BA0	163	V _{SS}
14	DQ6	64	DQ30	114	V _{CC}	164	NC
15	DQ2	65	DQS3	115	RAS#	165	NC
16	DQ7	66	DQ31	116	WE#	166	NC
17	DQ3	67	V _{SS}	117	V _{CC}	167	NC
18	V _{SS}	68	V _{SS}	118	CS0#	168	V _{SS}
19	V _{SS}	69	DQ26	119	CAS#	169	V _{SS}
20	DQ12	70	CB4	120	ODT0	170	NC
21	DQ8	71	DQ27	121	NC	171	NC
22	DQ13	72	CB5	122	NC	172	V _{SS}
23	DQ9	73	V _{SS}	123	V _{CC}	173	NC
24	V _{SS}	74	V _{SS}	124	V _{CC}	174	NC
25	V _{SS}	75	CB0	125	NC	175	V _{SS}
26	DM1	76	DM8	126	CK	176	NC
27	DQS1#	77	CB1	127	NC	177	NC
28	V _{SS}	78	V _{SS}	128	CK#	178	V _{SS}
29	DQS1	79	V _{SS}	129	NC	179	NC
30	DQ14	80	CB6	130	V _{SS}	180	NC
31	V _{SS}	81	DQS8#	131	V _{SS}	181	V _{SS}
32	DQ15	82	CB7	132	NC	182	NC
33	DQ10	83	DQS8	133	NC	183	NC
34	V _{SS}	84	V _{SS}	134	NC	184	V _{SS}
35	DQ11	85	V _{SS}	135	NC	185	NC
36	DQ20	86	CB2	136	V _{SS}	186	NC
37	V _{SS}	87	CKE0	137	NC	187	V _{SS}
38	DQ21	88	CB3	138	NC	188	NC
39	DQ16	89	NC	139	V _{SS}	189	NC
40	V _{SS}	90	V _{SS}	140	V _{SS}	190	V _{SS}
41	DQ17	91	NC	141	NC	191	NC
42	NC	92	NC	142	NC	192	NC
43	V _{SS}	93	V _{CC}	143	NC	193	NC
44	DM2	94	NC	144	NC	194	SDA
45	DQS2#	95	A12	145	V _{SS}	195	V _{SS}
46	V _{SS}	96	A11	146	V _{SS}	196	SCL
47	DQS2	97	A9	147	NC	197	NC
48	DQ22	98	V _{CC}	148	NC	198	SA1
49	V _{SS}	99	A7	149	NC	199	V _{CC} SPD
50	DQ23	100	A8	150	NC	200	SA0

PIN NAMES



SYMBOL	DESCRIPTION
A0-A12	Address input
ODT0	On-Die Termination
CK, CK#	Clock Input
CB0 - CB7	Check Bits
CKE0	Clock Enable input
CS0#	Chip select
RAS#, CAS#, WE#	Command Inputs
BA0, BA1	Bank Address Inputs
DM0-DM3, DM8	Input Data Mask
DQ0-DQ31	Data Input/Output
DQS0-DQS3, DQS8	Data Strobe
DQS03-DQS3#, DQS8#	Data Strobe Complement
SCL	SPD Clock Input
SA0-SA1	SPD Address Inputs
SDA	Serial Data Input/Output
V _{CC}	Power Supply
V _{REF}	Input/Output reference voltage
V _{SS}	Ground
V _{CC} SPD	Serial EEPROM Power Supply
NC	No Connect



FUNCTIONAL BLOCK DIAGRAM



- CS0# → CS0# → CS#: DDR2 SDRAMs
- BA0-BA1 → BA0-BA1 → BA0-BA1: DDR2 SDRAMs
- A0-A12 → A0-A12 → A0-A12: DDR2 SDRAMs
- RAS# → RAS# → RAS#: DDR2 SDRAMs
- CAS# → CAS# → CAS#: DDR2 SDRAMs
- WE# → WE# → WE#: DDR2 SDRAMs
- CKE0 → CKE0 → CKE: DDR2 SDRAMs
- ODT0 → ODT0 → ODT: DDR2 SDRAMs



NOTE: All resistor value, are 22 ohms ± 5% unless otherwise specified.



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Min	Max	Units	
V _{CC}	Voltage on V _{CC} pin relative to V _{SS}	-0.5	2.3	V	
V _{IN} , V _{OUT}	Voltage on any pin relative to V _{SS}	-0.5	2.3	V	
T _{STG}	Storage Temperature	-55	100	°C	
I _L	Input leakage current; Any input 0V<V _{IN} <V _{CC} ; V _{REF} input 0V<V _{IN} <0.95V; Other pins not under test = 0V	Command/Address, RAS#, CAS#, WE#	-15	15	μA
		CS#, CKE	-15	15	μA
		CK, CK#	-10	10	μA
		DM	-5	5	μA
I _{oz}	Output leakage current; 0V<V _{IN} <V _{CC} ; DQs and ODT are disable	-5	5	μA	
I _{VREF}	V _{REF} leakage current; V _{REF} = Valid V _{REF} level	-6	6	μA	

DC OPERATING CONDITIONS

All voltages referenced to V_{SS}

Parameter	Symbol	Rating			Units	Notes
		Min.	Type	Max.		
Supply Voltage	V _{CC}	1.7	1.8	1.9	V	3
I/O Reference Voltage	V _{REF}	0.49 x V _{CC}	0.50 x V _{CC}	0.51 x V _{CC}	V	1
I/O Termination Voltage	V _{TT}	V _{REF} -0.04	V _{REF}	V _{REF} +0.04	V	2
SPD Supply Voltage	V _{CCSPD}	1.7	-	3.6	V	

Notes:

- V_{REF} is expected to equal V_{CC}/2 of the transmitting device and to track variations in the DC level of the same. Peak-to-peak noise on V_{REF} may not exceed +/-1 percent of the DC value. Peak-to-peak AC noise on V_{REF} may not exceed +/-2 percent of V_{REF}. This measurement is to be taken at the nearest V_{REF} bypass capacitor.
- V_{TT} is not applied directly to the device. V_{TT} is a system supply for signal termination resistors, is expected to be set equal to V_{REF} and must track variations in the DC level of V_{REF}.
- V_{CCO} of all IC's are tied to V_{CC}.



INPUT/OUTPUT CAPACITANCE

T_A = 25°C, f = 100MHz

Parameter	Symbol	Min	Max	Units
Input Capacitance (A0-A12, BA0-BA1, RAS#, CAS#, WE#)	C _{IN1}	7	10	pF
Input Capacitance CKE0, ODT0	C _{IN2}	7	10	pF
Input Capacitance CS0#	C _{IN3}	7	10	pF
Input Capacitance (CK, CK#)	C _{IN4}	6	7	pF
Input Capacitance (DM0 - DM3, DM8), (DQS0 - DQS3, DQS8)	C _{IN5} (665)	6.5	7.5	pF
	C _{IN5} (534)	6.5	8	pF
Input Capacitance (DQ0 - DQ31) (CB0 - CB7)	C _{OUT1} (665)	6.5	7.5	pF
	C _{OUT1} (534)	6.5	8	pF

OPERATING TEMPERATURE CONDITION

Parameter	Symbol	Rating	Units	Notes
Operating temperature (Commercial)	TOPER	0° to 85°	°C	1, 2

- Notes:
1. Operating temperature is the case surface temperature on the center/top side of the DRAM. For the measurement conditions, please refer to JEDED JESD51.2
 2. At 0°C - 85°C, operation temperature range, all DRAM specification will be supported.

INPUT DC LOGIC LEVEL

All voltages referenced to V_{SS}

Parameter	Symbol	Min	Max	Units
Input High (Logic 1) Voltage	V _{IH} (DC)	V _{REF} + 0.125	V _{CC} + 0.300	V
Input Low (Logic 0) Voltage	V _{IL} (DC)	-0.300	V _{REF} - 0.125	V

INPUT AC LOGIC LEVEL

All voltages referenced to V_{SS}

Parameter	Symbol	Min	Max	Units
Input High (Logic 1) Voltage DDR2-400 & DDR2-533	V _{IH} (AC)	V _{REF} + 0.250	-	V
Input Low (Logic 1) Voltage DDR2-667	V _{IH} (AC)	V _{REF} + 0.200	-	V
Input Low (Logic 0) Voltage DDR2-400 & DDR2-533	V _{IL} (AC)	-	V _{REF} - 0.250	V
Input Low (Logic 0) Voltage DDR2-667	V _{IL} (AC)	-	V _{REF} - 0.200	V



DDR2 I_{cc} SPECIFICATION AND CONDITIONS

Symbol	Proposed Conditions	665	534	403	Units	
I _{cc0} *	Operating one bank active-precharge; t _{CK} = t _{CK} (I _{CC}), t _{RC} = t _{RC} (I _{CC}), t _{RAS} = t _{RAS} min(I _{CC}); CE is HIGH, CS# is HIGH between valid commands; Address bus inputs are SWITCHING	660	630	615	mA	
I _{cc1} *	Operating one bank active-read-precharge; I _{OUT} = 0mA; BL = 4, CL = CL(I _{CC}), AL = 0; t _{CK} = t _{CK} (I _{CC}), t _{RC} = t _{RC} (I _{CC}), t _{RAS} = t _{RAS} min(I _{CC}); CE is HIGH, CS# is HIGH between valid commands; Address bus inputs are SWITCHING; Data pattern is same as I _{cc4W}	720	690	675	mA	
I _{cc2P} **	Precharge power-down current; All banks idle; t _{CK} = t _{CK} (I _{CC}); CE is LOW; Other control and address bus inputs are STABLE; Data bus inputs are FLOATING	330	330	324	mA	
I _{cc2Q} **	Precharge quiet standby current; All banks idle; t _{CK} = t _{CK} (I _{CC}); CE is HIGH, CS# is HIGH; Other control and address bus inputs are STABLE; Data bus inputs are FLOATING	390	375	360	mA	
I _{cc2N} **	Precharge standby current; All banks idle; t _{CK} = t _{CK} (I _{CC}); CE is HIGH, CS# is HIGH; Other control and address bus inputs are STABLE; Data bus inputs are SWITCHING	405	390	375	mA	
I _{cc3P} **	Active power-down current; All banks open; t _{CK} = t _{CK} (I _{CC}); CE is LOW; Other control and address bus inputs are STABLE; Data bus inputs are FLOATING	Fast PDN Exit MRS(12) = 0	405	390	330	mA
		Slow PDN Exit MRS(12) = 1	360	360	360	mA
I _{cc3N} **	Active standby current; All banks open; t _{CK} = t _{CK} (I _{CC}), t _{RC} = t _{RC} (I _{CC}), t _{RAS} = t _{RAS} min(I _{CC}); CE is HIGH, CS# is HIGH between valid commands; Other control and address bus inputs are SWITCHING; Data bus inputs are SWITCHING	480	450	450	mA	
I _{cc4W} *	Operating burst write current; All banks open, Continuous burst writes; BL = 4, CL = CL(I _{CC}), AL = 0; t _{CK} = t _{CK} (I _{CC}), t _{RAS} = t _{RAS} max(I _{CC}), t _{RP} = t _{RP} (I _{CC}); CE is HIGH, CS# is HIGH between valid commands; Address bus inputs are SWITCHING; Data bus inputs are SWITCHING	990	885	780	mA	
I _{cc4R} *	Operating burst read current; All banks open, Continuous burst reads, I _{OUT} = 0mA; BL = 4, CL = CL(I _{CC}), AL = 0; t _{CK} = t _{CK} (I _{CC}), t _{RAS} = t _{RAS} max(I _{CC}), t _{RP} = t _{RP} (I _{CC}); CE is HIGH, CS# is HIGH between valid commands; Address bus inputs are SWITCHING; Data pattern is same as I _{cc4W}	990	885	780	mA	
I _{cc5} **	Burst auto refresh current; t _{CK} = t _{CK} (I _{CC}); Refresh command at every t _{RF} (I _{CC}) interval; CE is HIGH, CS# is HIGH between valid commands; Other control and address bus inputs are SWITCHING; Data bus inputs are SWITCHING	1,110	1,050	990	mA	
I _{cc6} **	Self refresh current; CK and CK# at 0V; CE 0.2V; Other control and address bus inputs are FLOATING; Data bus inputs are FLOATING	18	18	18	mA	
I _{cc7} *	Operating bank interleave read current; All bank interleaving reads, I _{OUT} = 0mA; BL = 4, CL = CL(I _{CC}), AL = t _{RC} D(I _{CC})-1*t _{CK} (I _{CC}); t _{CK} = t _{CK} (I _{CC}), t _{RC} = t _{RC} (I _{CC}), t _{RRD} = t _{RRD} (I _{CC}), t _{RCD} = 1*t _{CK} (I _{CC}); CE is HIGH, CS# is HIGH between valid commands; Address bus inputs are STABLE during DESELECTS; Data bus inputs are SWITCHING.	1,725	1,470	1,245	mA	

I_{cc} specification is based on ELPIDA components. Other DRAM manufactures specification may be different.

Note:

*: Value calculated as one module rank in this operating condition, and all other module ranks in I_{cc2P} (CE LOW) mode.

** : Value calculated reflects all module ranks in this operating condition.



AC TIMING PARAMETERS & SPECIFICATIONS

AC CHARACTERISTICS			665		534		403			
PARAMETER			SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
Data	Clock Cycle Time	CL = 5	t _{CK (5)}	3,000	8,000					ps
		CL = 4	t _{CK (4)}	3,750	8,000	3,750	8,000	5,000	8,000	ps
		CL = 3	t _{CK (3)}	5,000	8,000	5,000	8,000	5,000	8,000	ps
	CK high-level width	t _{CH}	0.45	0.55	0.45	0.55	0.45	0.55	t _{CK}	
	CK low-level width	t _{CL}	0.45	0.55	0.45	0.55	0.45	0.55	t _{CK}	
	Half clock period	t _{HP}	MIN (t _{CH} , t _{CL})			MIN (t _{CH} , t _{CL})		MIN (t _{CH} , t _{CL})		ps
	Clock jitter	t _{lT}	-125	125	-125	125	-125	125	ps	
Data	DQ output access time from CK/CK#	t _{AC}	-450	+450	-500	+500	-600	+600	ps	
	Data-out high-impedance window from CK/CK#	t _{HZ}		t _{AC} MAX		t _{AC} MAX		t _{AC} MAX	ps	
	Data-out low-impedance window from CK/CK#	t _{LZ}	t _{AC} MIN	t _{AC} MAX	t _{AC} MIN	t _{AC} MAX	t _{AC} MIN	t _{AC} MAX	ps	
	DQ and DM input setup time relative to DQS	t _{DS}	100		100		150		ps	
	DQ and DM input hold time relative to DQS	t _{DH}	175		225		275		ps	
	DQ and DM input pulse width (for each input)	t _{DPW}	0.35		0.35		0.35		t _{CK}	
	Data hold skew factor	t _{DHS}		340		400		450	ps	
	DQ...DQS hold, DQS to first DQ to go nonvalid, per access	t _{DH}	t _{HP} - t _{DHS}		t _{HP} - t _{DHS}		t _{HP} - t _{DHS}		ps	
	Data valid output window (DVW)	t _{DVW}	t _{DH} - t _{DQSQ}		t _{DH} - t _{DQSQ}		t _{DH} - t _{DQSQ}		ns	
Data Strobe	DQS input high pulse width	t _{DOSH}	0.35		0.35		0.35		t _{CK}	
	DQS input low pulse width	t _{DOSL}	0.35		0.35		0.35		t _{CK}	
	DQS output access time from CK/CK#	t _{DQSK}	-400	+400	-450	+450	-500	+500	ps	
	DQS falling edge to CK rising ... setup time	t _{DSS}	0.2		0.2		0.2		t _{CK}	
	DQS falling edge from CK rising ... hold time	t _{DSH}	0.2		0.2		0.2		t _{CK}	
	DQS...DQ skew, DQS to last DQ valid, per group, per access	t _{DQSQ}		240		300		350	ps	
	DQS read preamble	t _{RPRE}	0.9	1.1	0.9	1.1	0.9	1.1	t _{CK}	
	DQS read postamble	t _{RPST}	0.4	0.6	0.4	0.6	0.4	0.6	t _{CK}	
	DQS write preamble setup time	t _{WPRES}	0		0		0		ps	
	DQS write preamble	t _{WPRE}	0.35		0.35		0.35		t _{CK}	
	DQS write postamble	t _{WPST}	0.4	0.6	0.4	0.6	0.4	0.6	t _{CK}	
	Write command to first DQS latching transition	t _{DQSS}	WL - 0.25	WL + 0.25	WL - 0.25	WL + 0.25	WL - 0.25	WL + 0.25	t _{CK}	
	Address and control input pulse width for each input	t _{IPW}	0.6		0.6		0.6		t _{CK}	
	Address and control input setup time	t _{IS}	200		250		350		ps	
	Address and control input hold time	t _{IH}	275		375		475		ps	
	Address and control input hold time	t _{ICD}	2		2		2		t _{CK}	

Note:
 AC specification is based on ELPIDA components. Other DRAM manufactures specification may be different.
 Continued on next page



AC TIMING PARAMETERS (cont'd)

AC CHARACTERISTICS			665		534		403		
PARAMETER		SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
Command and Address	ACTIVE to ACTIVE (same bank) command	t _{RC}	55		55		55		ns
	ACTIVE bank a to ACTIVE bank b command	t _{RRD}	10		10		10		ns
	ACTIVE to READ or WRITE delay	t _{RCd}	15		15		15		ns
	Four Bank Activate period	t _{FAW}	50		50		50		ns
	ACTIVE to PRECHARGE command	t _{RAS}	45	70,000	45	70,000	40	70,000	ns
	Internal READ to precharge command delay	t _{RTP}	7.5		7.5		7.5		ns
	Write recovery time	t _{WR}	15		15		15		ns
	Auto precharge write recovery + precharge time	t _{DAL}	t _{WR} + t _{RP}		t _{WR} + t _{RP}		t _{WR} + t _{RP}		ns
	Internal WRITE to READ command delay	t _{WTR}	7.5		7.5		10		ns
	PRECHARGE command period	t _{RP}	15		15		15		ns
	PRECHARGE ALL command period	t _{RPA}	t _{RP} + t _{CK}		t _{RP} + t _{CK}		t _{RP} + t _{CK}		ns
	LOAD MODE command cycle time	t _{MRD}	2		2		2		t _{CK}
	CKE low to CK,CK# uncertainty	t _{DELAY}	t _{IS} + t _{CK} + t _{IH}		t _{IS} + t _{CK} + t _{IH}		t _{IS} + t _{CK} + t _{IH}		ns
Self Refresh	REFRESH to Active of Refresh to Refresh command interval	t _{RFC}	105	70,000	105	70,000	105	70,000	ns
	Average periodic refresh interval	t _{REFI}		7.8		7.8		7.8	μs
	Exit self refresh to non-READ command	t _{XSNR}	t _{RFC} (MIN) + 10		t _{RFC} (MIN) + 10		t _{RFC} (MIN) + 10		ns
	Exit self refresh to READ command	t _{XSRD}	200		200		200		t _{CK}
	Exit self refresh timing reference	t _{ISXR}	t _{IS}		t _{IS}		t _{IS}		ps
ODT	ODT turn-on delay	t _{AOND}	2		2		2		t _{CK}
	ODT turn-on	t _{AON}	t _{AC} (MIN)	t _{AC} (MAX) + 700	t _{AC} (MIN)	t _{AC} (MAX) + 1000	t _{AC} (MIN)	t _{AC} (MAX) + 1000	ps
	ODT turn-off delay	t _{AOFD}	2.5		2.5		2.5		t _{CK}
	ODT turn-off	t _{AOF}	t _{AC} (MIN)	t _{AC} (MAX) + 600	t _{AC} (MIN)	t _{AC} (MAX) + 600	t _{AC} (MIN)	t _{AC} (MAX) + 600	ps
	ODT turn-on (power-down mode)	t _{AONPD}	t _{AC} (MIN) + 2000	2 x t _{CK} + t _{AC} (MAX) + 1000	t _{AC} (MIN) + 2000	2 x t _{CK} + t _{AC} (MAX) + 1000	t _{AC} (MIN) + 2000	2 x t _{CK} + t _{AC} (MAX) + 1000	ps
	ODT turn-off (power-down mode)	t _{AOFPD}	t _{AC} (MIN) + 2000	2.5 x t _{CK} + t _{AC} (MAX) + 1000	t _{AC} (MIN) + 2000	2.5 x t _{CK} + t _{AC} (MAX) + 1000	t _{AC} (MIN) + 2000	2.5 x t _{CK} + t _{AC} (MAX) + 1000	ps
	ODT to power-down entry latency	t _{ANPD}	3		3		3		t _{CK}
	ODT power-down exit latency	t _{AXPD}	8		8		8		t _{CK}
Power-Down	Exit active power-down to READ command, MR[bit12=0]	t _{XARD}	2		2		2		t _{CK}
	Exit active power-down to READ command, MR[bit12=1]	t _{XARDS}	7 - AL		6 - AL		6 - AL		t _{CK}
	A Exit precharge power-down to any non-READ command.	t _{XP}	2		2		2		t _{CK}
	CKE minimum high/low time	t _{CKE}	3		3		3		t _{CK}

Note:
AC specification is based on ELPIDA components. Other DRAM manufactures specification may be different.



ORDERING INFORMATION FOR PD4


Part Number	Clock/Data Rate Frequency	CAS Latency	t _{RCD}	t _{RP}	Height**
WV3HG32M40SEU665PD4xxG*	333MHz/667Mb/s	5	5	5	30.00mm (1.181") TYP
WV3HG32M40SEU534PD4xxG	266MHz/533Mb/s	4	4	4	30.00mm (1.181") TYP
WV3HG32M40SEU403PD4xxG	200MHz/400Mb/s	3	3	3	30.00mm (1.181") TYP

* Consult Factory for availability

NOTES:

- RoHS product. ("G" = RoHS Compliant)
- Vendor specific part numbers are used to provide memory components source control. The place holder for this is shown as lower case "x" in the part numbers above and is to be replaced with the respective vendors code. Consult factory for qualified sourcing options. (M = Micron, S = Samsung, Elpida & consult factory for others)
- Consult factory for availability of industrial temperature (-40°C to 85°C) option


PACKAGE DIMENSIONS FOR PD4



** ALL DIMENSIONS ARE IN MILLIMETERS AND (INCHES)



PART NUMBERING GUIDE





Document Title

128MB – 32Mx40 DDR2 SDRAM UNBUFFERED

DRAM DIE OPTIONS:

- ELPIDA: F-Die

Rev #	History	Release Date	Status
Rev 0	Created	6-06	Concept
Rev 1	1.0 Update to x40 depth 1.1 Added CB4, CB5, CB6, and CB7 1.2 Indicated SPD supply voltage 1.3 Change part number to indicated x40 (8 ECC bits)	6-8-06	Concept
Rev 2	2.0 Moved from concept to advanced	6-9-06	Advanced