

## 2M x 8 SRAM MODULE

## SYS82000RKXD - 85/10/12

Issue 1.4: April 2001

#### **Description**


The SYS82000RKXD is a plastic 16Mbit Static RAM Module housed in a standard 36 pin Single-In-Line package organised as 2M x 8. This offers an extremely high PCB packing density.

The module is constructed using four 512Kx8 SRAMs in TSOPII packages mounted on a FR4 epoxy substrate. Access times are 85, 100 and 120ns.

The SYS82000RKXD is offered in standard and low power versions, with the -L module having a low voltage data retention mode for battery backed applications.


#### **Features**

- Access Times of 85/100/120ns.
- 36 Pin Industry Standard Single-In-Line package.
- 5 Volt Supply ± 10%.
- Power Dissipation :
  Operating (min cycle)
  Standby -L Version (CMOS)
  610 mW (max).
  2.2 mW (max).
- · Completely Static Operation.
- Equal Access and Cycle Times.
- Low Voltage V<sub>CC</sub> Data Retention.
- Directly TTL Compatible.
- On-board Decoding & Capacitors.
- Compatible with the SYS8512RKX, SYS81000RKXB and SYS82000RKX modules.



#### **Pin Functions**

Address Inputs A0 - A20 Data Input/Output D0 - D7 **CS** Chip Select WE Write Enable ŌĒ Output Enable No Connect NC Power (+5V) V<sub>cc</sub> Ground **GND** 



### **Package Details**

Plastic 36 Pin Single-In-Line (SIP)

### **DC OPERATING CONDITIONS**

Absolute Maximum Ratings (1)								
Parameter	Symbol	Min	Тур	Max	Unit			
Voltage on any pin relative to V <sub>ss</sub>	$V_T^{(2)}$	-0.3	-	7.0	V			
Power Dissipation	$P_{_T}$	-	4.0	-	W			
Storage Temperature	$T_{stg}$	-55	-	125	∘C			

Notes: (1) Stresses above those listed may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Recommended Operation	Recommended Operating Conditions							
Parameter		Symbol	Min	Тур	Max	Unit		
Supply Voltage		V <sub>cc</sub>	4.5	5.0	5.5	V		
Input High Voltage		$V_{IH}$	2.2	-	$V_{cc}$ +0.3	V		
Input Low Voltage		$V_{IL}$	-0.3	-	0.8	V		
Operating Temperature	(Commercial)	$T_{A}$	0	-	70	٥C		
	(Industrial)	$T_Al$	-40	-	85	°C		

DC Electrical Characteristics (V <sub>CC</sub> =5V±10%) TA 0 to 70 °C										
Parameter 3	Symbol Test Condition					Unit				
I/P Leakage Current Address, OE, WE	I <sub>LI</sub>	$0V \le V_{IN} \le V_{CC}$	-4	-	4	μΑ				
Output Leakage Current	$I_{LO}$	$\overline{\text{CS}} = V_{\text{IH,}} V_{\text{I/O}} = \text{GND to } V_{\text{CC}}$	-4	-	4	μΑ				
Average Supply Current	I <sub>CC1</sub>	Min. Cycle, $\overline{CS} = V_{IL}, V_{IL} \leq V_{IN} \leq V_{IH}$	-	-	110	mΑ				
Standby Supply Current TTL levels	I <sub>SB1</sub>	$\overline{CS} = V_{IH}$	-	-	12	mΑ				
CMOS levels	I <sub>SB2</sub>	$\overline{\text{CS}} \ge V_{\text{CC}}$ -0.2V, 0.2 $\le V_{\text{IN}} \le V_{\text{CC}}$ -0.2V	-	-	8	mΑ				
-L Version (CMOS)	I <sub>SB3</sub>	$\overline{\text{CS}} \ge V_{\text{CC}}$ -0.2V, 0.2 $\le V_{\text{IN}} \le V_{\text{CC}}$ -0.2V	-	-	400	μΑ				
Output Voltage	$V_{oL}$	I <sub>OL</sub> = 2.1mA	-	-	0.4	V				
	$V_{OH}$	I <sub>OH</sub> = -1.0mA	2.4	-	-	V				

Typical values are at  $V_{\rm CC}$ =5.0V, $T_{\rm A}$ =25°C and specified loading.

Capacitance (V <sub>CC</sub> =5V±10%,T <sub>A</sub> =25°C)	Note: Capacitance calculated, not measured.							
Parameter	Symbol Test Condition	max	Unit					
Input Capacitance (Address, OE, WE)	$C_{IN1}$ $V_{IN} = 0V$	32	pF					
I/P Capacitance (other)	$C_{IN2}$ $V_{IN} = 0V$	8	pF					
I/O Capacitance	$C_{I/O}$ $V_{I/O} = 0V$	40	pF					

# **AC Test Conditions**

### **Output Load**


\* Input pulse levels: 0V to 3.0V

\* Input rise and fall times: 5ns

\* Input and Output timing reference levels: 1.5V

\* Output load: see diagram

 $V_{cc}=5V\pm10\%$ 



### **Operation Truth Table**

<u>cs</u>	ŌĒ	WE	DATA PINS	SUPPLY CURRENT	MODE
Н	Х	Х	High Impedance	$I_{SB1}$ , $I_{SB2}$ , $I_{SB3}$	Standby
L	L	Н	Data Out	I <sub>CC1</sub>	Read
L	Н	L	Data In	I <sub>CC1</sub>	Write
L	L	L	Data In	I <sub>CC1</sub>	Write
L	Н	Н	High-Impedance	I <sub>SB1</sub> , I <sub>SB2</sub> , I <sub>SB3</sub>	High-Z

Notes :  $H = V_{IH}$  :  $L = V_{IL}$  :  $X = V_{IH}$  or  $V_{IL}$ 

Low V <sub>cc</sub> Data Retention Characteristics - L Version Only											
Parameter	Symbol Test Condition		min	<i>typ</i> <sup>(1)</sup>	max	Unit					
V <sub>cc</sub> for Data Retention	$V_{_{\mathrm{DR}}}$	$\overline{\text{CS}} \ge V_{\text{CC}}$ -0.2V									
Data Retention Current		$V_{CC} = 3.0V, \overline{CS} \ge V_{CC} - 0.2V$	2.0	-	-	V					
	CCDR1 (2)	$T_{OP} = 0$ °C to 40°C	-	-	220	μΑ					
Chip Deselect to Data Retention Time	$t_{\scriptscriptstyleCDR}$	See Retention Waveform	0	-	-	ns					
Operation Recovery Time	$t_{_{\mathrm{R}}}$	See Retention Waveform	5	-	-	ms					

Notes (1) Typical figures are measured at 25°C.


(2) This parameter is guaranteed not tested.

## **AC OPERATING CONDITIONS**

Read Cycle								
		-8	-85		-10		-12	
Parameter	Symbol	min	max	min	max	min	max	Unit
Read Cycle Time	t <sub>RC</sub>	85	-	100	-	120	-	ns
Address Access Time	t <sub>AA</sub>	-	85	-	100	-	120	ns
Chip Select Access Time	t <sub>ACS</sub>	-	85	-	100	-	120	ns
Output Enable to Output Valid	t <sub>oe</sub>	-	45	-	50	-	60	ns
Output Hold from Address Change	$t_OH$	10	-	10	-	10	-	ns
Chip Selection to Output in Low Z	t <sub>CLZ</sub>	10	-	10	-	10	-	ns
Output Enable to Output in Low Z	t <sub>OLZ</sub>	5	-	5	-	5	-	ns
Chip Deselection to O/P in High Z	t <sub>CHZ</sub>	0	30	0	35	0	45	ns
Output Disable to Output in High Z	t <sub>OHZ</sub>	0	30	0	35	0	45	ns

Write Cycle								
		-8	-85		- 10		-12	
Parameter	Symbol	min	max	min	max	min	max	Unit
Write Cycle Time	t <sub>wc</sub>	85	-	100	-	120	-	ns
Chip Selection to End of Write	t <sub>cw</sub>	75	-	80	-	100	-	ns
Address Valid to End of Write	t <sub>AW</sub>	75	-	80	-	100	-	ns
Address Setup Time	t <sub>AS</sub>	0	-	0	-	0	-	ns
Write Pulse Width	t <sub>wp</sub>	55	-	60	-	70	-	ns
Write Recovery Time	t <sub>wR</sub>	3	-	3	-	3	-	ns
Write to Output in High Z	t <sub>whz</sub>	0	30	0	35	0	40	ns
Data to Write Time Overlap	t <sub>DW</sub>	35	-	40	-	45	-	ns
Data Hold from Write Time	t <sub>DH</sub>	0	-	0	-	0	-	ns
Output active from end of write	t <sub>ow</sub>	5	-	5	-	5	-	ns


### Read Cycle Timing Waveform (1,2)




### **AC Read Characteristics Notes**

- (1) WE is High for Read Cycle.
- (2) All read cycle timing is referenced from the last valid address to the first transition address.
- (3) t<sub>CHZ</sub> and t<sub>OHZ</sub> are defined as the time at which the outputs achieve open circuit conditions and are not referenced to output voltage levels.
- (4) At any given temperature and voltage condition, t<sub>CHZ</sub> (max) is less than t<sub>CLZ</sub> (min) both for a given module and from module to module.
- (5) These parameters are sampled and not 100% tested.

## Write Cycle No.1 Timing Waveform(1,4)




### Write Cycle No.2 Timing Waveform (1,5)



### **AC Write Characteristics Notes**


- (1) All write cycle timing is referenced from the last valid address to the first transition address.
- (2) All writes occur during the overlap of  $\overline{CS}$  and  $\overline{WE}$  low.
- (3) If  $\overline{OE}$ ,  $\overline{CS}$ , and  $\overline{WE}$  are in the Read mode during this period, the I/O pins are low impedance state. Inputs of opposite phase to the output must not be applied because bus contention can occur.
- (4) Dout is the Read data of the new address.
- (5) OE is continuously low.
- (6) Address is valid prior to or coincident with  $\overline{\text{CS}}$  and  $\overline{\text{WE}}$  low, too avoid inadvertant writes.
- (7)  $\overline{\text{CS}}$  or  $\overline{\text{WE}}$  must be high during address transitions.
- (8) When  $\overline{CS}$  is low: I/O pins are in the output state. Input signals of opposite phase leading to the output should not be applied.
- (9) Defined as the time at which the outputs achieve open circuit conditions and are not referenced to output voltage levels. These parameters are sampled and not 100% tested.

#### **Data Retention Waveform**




### Package Information Dimensions in mm

### Plastic 36 Pin Single-In-Line (SIP)



### **Ordering Information**



#### Note:

Although this data is believed to be accurate the information contained herein is not intended to and does not create any warranty of merchantibility or fitness for aparticular purpose.

Our products are subject to a constant process of development. Data may be changed without notice.

Products are not authorised for use as critical components in life support devices without the express written approval of a company director.