	SN74LVC574 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS SCAS301 – JANUARY 1993 – REVISED MARCH 1994
 EPIC[™] (Enhanced-Performance Implanted CMOS) Submicron Process 	DB, DW, OR PW PACKAGE (TOP VIEW)
 Typical V_{OLP} (Output Ground Bounce) < 0.8 V at V_{CC} = 3.3 V, T_A = 25°C 	
 Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at V_{CC} = 3.3 V, T_A = 25°C 	2D [] 3 18] 2Q 3D [] 4 17] 3O
 Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) 	4D [] 5 16]] 4Q 5D [] 6 15]] 5Q 6D [] 7 14]] 6Q
Packages	7D [] 8 13] 7Q 8D [] 9 12] 8Q
	GND 🛛 10 🛛 11 🗍 CLK

This octal edge-triggered D-type flip-flop is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74LVC574 features 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. It is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

On the positive transition of the clock (CLK) input, the Q outputs are set to the logic levels that were set up at the data (D) inputs.

A buffered output-enable (OE) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

The output-enable $\overline{(OE)}$ input does not affect the internal operations of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The SN74LVC574 is characterized for operation from -40°C to 85°C.

(each flip-flop)				
INPUTS		OUTPUT		
OE	CLK	D	Q	
L	\uparrow	Н	н	
L	\uparrow	L	L	
L	L	Х	Q ₀	
н	Х	Х	Z	

FUNCTION TABLE

EPIC is a trademark of Texas Instruments Incorporated.

SN74LVC574 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

SCAS301 - JANUARY 1993 - REVISED MARCH 1994

logic symbol[†]



logic diagram (positive logic)



To Seven Other Channels

[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[‡]

Supply voltage range, V _{CC}	$-0.5 \; \text{V}$ to 4.6 V
Input voltage range, V _I	-0.5 V to 4.6 V
Output voltage range, V _O (see Note 1)0.5 V	to V_{CC} + 0.5 V
Input clamp current, I _{IK} (V _I < 0)	50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$	±50 mA
Continuous current through V _{CC} or GND	±100 mA
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air): DB package	0.6 W
DW package	1.6 W
PW package	0.7 W
Storage temperature range	–65°C to 150°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: This value is limited to 4.6 V maximum.

recommended operating conditions (see Note 2)

		MIN	MAX	UNIT	
VCC	Supply voltage		3.6	V	
VIH	High-level input voltage $V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2		V	
VIL	Low-level input voltage $V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8	V	
VI	Input voltage		VCC	V	
Vo	Output voltage		VCC	V	
IOH High-level output cur	High lovel output current $V_{CC} = 2.7 V$		-12	2 mA	
	V _{CC} = 3 V		-24		
IOL Low-level output current	$V_{CC} = 2.7 V$		12	m۸	
	V _{CC} = 3 V		24	IIIA	
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V	
TA	Operating free-air temperature	-40	85	°C	

NOTE 2: Unused or floating inputs must be held high or low.

SN74LVC574 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS SCAS301 – JANUARY 1993 – REVISED MARCH 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		+	T _A = −40°C to 85°C		LINUT
	TEST CONDITIONS	VCCI	MIN	MAX	
Vон	I _{OH} = -100 μA	MIN to MAX	V _{CC} -0.2		V
		2.7 V	2.2		
	OH = -15 IIIM	3 V	2.4		
	$I_{OH} = -24 \text{ mA}$	3 V	2		
VOL	I _{OL} = 100 μA	MIN to MAX		0.2	V
	I _{OL} = 12 mA	2.7 V		0.4	
	I _{OL} = 24 mA	3 V		0.55	
lj	$V_I = V_{CC}$ or GND	3.6 V		±5	μA
I _{OZ}	$V_{O} = V_{CC}$ or GND	3.6 V		±10	μA
ICC	$V_I = V_{CC} \text{ or } GND,$ $I_O = 0$	3.6 V		20	μA
∆ICC	V_{CC} = 3 V to 3.6 V, One input at V_{CC} – 0.6 V, Other inputs at V_{CC} or GND			500	μA
Ci	$V_I = V_{CC}$ or GND	3.3 V			pF
Co	$V_{O} = V_{CC}$ or GND	3.3 V			pF

[†] For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated