


1:4 LOW-JITTER LVDS CLOCK BUFFER WITH 2:1 INPUT MUX

Features

- 4 LVDS outputs
- Ultra-low additive jitter: 45 fs rms
- Wide frequency range: dc to 1250 MHz
- 2:1 input mux
- Universal input stage accepts differential or LVCMSO clock
- V_{DD}: 1.8 / 2.5 / 3.3 V
- 16-QFN (3 mm x 3 mm)
- RoHS compliant, Pb-free
- Industrial temperature range: -40 to +85 °C



Ordering Information:
See page 19.

Applications



- High-speed clock distribution
- Ethernet switch/router
- Optical Transport Network (OTN)
- SONET/SDH
- PCI Express Gen 1/2/3
- Storage
- Telecom
- Industrial
- Servers
- Backplane clock distribution

Description

The Si53340 is an ultra low jitter four output LVDS buffer. The Si53340 features a 2:1 input mux, making it ideal for redundant clocking applications. Utilizing Silicon Laboratories' advanced fan-out clock technology, the Si53340 guarantees low additive jitter, low skew, and low propagation delay variability from dc to 1250 MHz.

The Si53340 features minimal cross-talk and excellent supply noise rejection, simplifying low jitter clock distribution in noisy environments.

Functional Block Diagram



Patents pending

TABLE OF CONTENTS

Section	Page
1. Electrical Specifications	3
2. Functional Description	7
2.1. Universal, Any-Format Input	7
2.2. Input Bias Resistors	9
2.3. Input Mux	9
2.4. Output Clock Termination Options	9
2.5. AC Timing Waveforms	11
2.6. Typical Phase Noise Performance	12
2.7. Input Mux Noise Isolation	15
2.8. Power Supply Noise Rejection	15
3. Pin Description: 16-Pin QFN	16
4. Ordering Guide	18
5. Package Outline	19
6. PCB Land Pattern	20
7. Top Marking	21
7.1. Si53340 Top Marking	21
7.2. Top Marking Explanation	21
Document Change List	22
Contact Information	23

1. Electrical Specifications

Table 1. Recommended Operating Conditions

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Ambient Operating Temperature	T _A		-40	—	85	°C
Supply Voltage Range	V _{DD}	LVDS	1.71	1.8	1.89	V
			2.38	2.5	2.63	V
			2.97	3.3	3.63	V

Table 2. Input Clock Specifications

(V_{DD}=1.8 V ± 5%, 2.5 V ± 5%, or 3.3 V ± 10%, T_A=-40 to 85 °C)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Differential Input Common Mode Voltage	V _{CM}	V _{DD} = 2.5 V± 5%, 3.3 V± 10%	0.05	—	—	V
Differential Input Swing (peak-to-peak)	V _{IN}		0.2	—	2.2	V
Input High Voltage	V _{IH}	V _{DD} = 2.5 V± 5%, 3.3 V± 10%	V _{DD} × 0.7	—	—	V
Input Low Voltage	V _{IL}	V _{DD} = 2.5 V± 5%, 3.3 V± 10%	—	—	V _{DD} × 0.3	V
Input Capacitance	C _{IN}	CLK0 and CLK1 pins with respect to GND	—	5	—	pF

Table 3. DC Common Characteristics

(V_{DD} = 1.8 V ± 5%, 2.5 V ± 5%, or 3.3 V ± 10%, T_A = -40 to 85 °C)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Supply Current	I _{DD}		—	140	—	mA
Input High Voltage	V _{IH}	CLK_SEL	0.8 × VDD	—	—	V
Input Low Voltage	V _{IL}	CLK_SEL	—	—	0.2 × VDD	V
Internal Pull-down Resistor	R _{DOWN}	CLK_SEL	—	25	—	kΩ

Si53340

Table 4. Output Characteristics—LVDS

($V_{DD} = 1.8 \text{ V} \pm 5\%$, $2.5 \text{ V} \pm 5\%$, or $3.3 \text{ V} \pm 10\%$, $T_A = -40$ to 85°C)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Single-Ended Output Swing	V_{SE}	$R_L = 100 \Omega$ across Q_N and \bar{Q}_N	200	—	490	mV
Output Common Mode Voltage ($V_{DD} = 2.5 \text{ V}$ or 3.3 V)	V_{COM1}	$V_{DD} = 2.38$ to 2.63 V , 2.97 to 3.63 V , $R_L = 100 \Omega$ across Q_N and \bar{Q}_N	1.10	1.25	1.35	V
Output Common Mode Voltage ($V_{DD} = 1.8 \text{ V}$)	V_{COM2}	$V_{DD} = 1.71$ to 1.89 V , $R_L = 100 \Omega$ across Q_N and \bar{Q}_N	0.85	0.97	1.25	V

Table 5. AC Characteristics

($V_{DD} = 1.8 \text{ V} \pm 5\%$, $2.5 \text{ V} \pm 5\%$, or $3.3 \text{ V} \pm 10\%$, $T_A = -40$ to 85°C)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Frequency	F		dc	—	1250	MHz
Duty Cycle Note: 50% input duty cycle.	D_C	20/80% $T_R/T_F < 10\%$ of period	47	50	53	%
Minimum Input Clock Slew Rate	SR	Required to meet prop delay and additive jitter specifications (20–80%)	0.75	—	—	V/ns
Output Rise/Fall Time	T_R/T_F		—	—	325	ps
Minimum Input Pulse Width	T_W		360	—	—	ps
Additive Jitter (Differential Clock Input)	J	$V_{DD} = 2.5 / 3.3 \text{ V}$, $F = 725 \text{ MHz}$, 0.75 V/ns input slew rate	—	50	65	fs
Propagation Delay	T_{PLH}, T_{PHL}		650	850	1050	ns
Output to Output Skew ¹	T_{SK}		—	—	50	ps
Part to Part Skew ²	T_{PS}		—	—	125	ps
Power Supply Noise Rejection ³	PSRR	10 kHz sinusoidal noise	—	-70	—	dBc
		100 kHz sinusoidal noise	—	-65	—	dBc
		500 kHz sinusoidal noise	—	-60	—	dBc
		1 MHz sinusoidal noise	—	-57.5	—	dBc

Notes:

1. Output to output skew specified for outputs with an identical configuration.
2. Defined as skew between any output on different devices operating at the same supply voltages, temperatures, and equal load conditions. Using the same type of inputs on each device, the outputs are measured at the differential cross points.
3. Measured for 156.25 MHz carrier frequency. Sine-wave noise added to V_{DD} ($3.3 \text{ V} = 100 \text{ mV}_{PP}$) and noise spur amplitude measured. See “AN491: Power Supply Rejection for Low-Jitter Clocks” for further details.

Table 6. Additive Jitter, Differential Clock Input

V_{DD}	Input ^{1,2}				Output	Additive Jitter (fs rms, 12 kHz to 20 MHz) ³	
	Freq (MHz)	Clock Format	Amplitude V_{IN} (Single-Ended, Peak-to-Peak)	Differential 20%-80% Slew Rate (V/ns)		Clock Format	Typ
3.3	725	Differential	0.15	0.637	LVDS	50	65
3.3	156.25	Differential	0.5	0.458	LVDS	150	200
2.5	725	Differential	0.15	0.637	LVDS	50	65
2.5	156.25	Differential	0.5	0.458	LVDS	145	195

Notes:


- For best additive jitter results, use the fastest slew rate possible. See “AN766: Understanding and Optimizing Clock Buffer’s Additive Jitter Performance” for more information.
- AC-coupled differential inputs.
- Measured differentially using a balun at the phase noise analyzer input. See Figure 1.

Table 7. Additive Jitter, Single-Ended Clock Input

V_{DD}	Input ^{1,2}				Output	Additive Jitter (fs rms, 12 kHz to 20 MHz) ³	
	Freq (MHz)	Clock Format	Amplitude V_{IN} (single-ended, peak to peak)	SE 20%-80% Slew Rate (V/ns)		Clock Format	Typ
3.3	156.25	Single-ended	2.18	1	LVDS	150	200
2.5	156.25	Single-ended	2.18	1	LVDS	145	195

Notes:

- For best additive jitter results, use the fastest slew rate possible. See “AN766: Understanding and Optimizing Clock Buffer’s Additive Jitter Performance” for more information.
- DC-coupled single-ended inputs.
- Measured differentially using a balun at the phase noise analyzer input (see Figure 1).

**Figure 1. Differential Measurement Method Using a Balun**

Si53340

Table 8. Thermal Conditions

Parameter	Symbol	Test Condition	Value	Unit
Thermal Resistance, Junction to Ambient	θ_{JA}	Still air	57.6	°C/W
Thermal Resistance, Junction to Case	θ_{JC}	Still air	41.5	°C/W

Table 9. Absolute Maximum Ratings

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Storage Temperature	T_S		-55	—	150	°C
Supply Voltage	V_{DD}		-0.5	—	3.8	V
Input Voltage	V_{IN}		-0.5	—	$V_{DD} + 0.3$	V
Output Voltage	V_{OUT}		—	—	$V_{DD} + 0.3$	V
ESD Sensitivity	HBM	HBM, 100 pF, 1.5 kΩ	—	—	2000	V
ESD Sensitivity	CDM		—	—	500	V
Peak Soldering Reflow Temperature	T_{PEAK}	Pb-Free; Solder reflow profile per JEDEC J-STD-020	—	—	260	°C
Maximum Junction Temperature	T_J		—	—	125	°C
Note: Stresses beyond those listed in this table may cause permanent damage to the device. Functional operation specification compliance is not implied at these conditions. Exposure to maximum rating conditions for extended periods may affect device reliability.						

2. Functional Description

The Si53340 is a low-jitter, low-skew 1:4 LVDS buffer with an integrated 2:1 input mux. The device has a universal input that accepts most common differential or LVCMOS input signals. A clock select pin is used to select the active input clock.

2.1. Universal, Any-Format Input

The universal input stage enables simple interfacing to a wide variety of clock formats, including LVPECL, low-power LVPECL, LVCMOS, LVDS, HCSL, and CML. Tables 10 and 11 summarize the various ac- and dc-coupling options supported by the device. For the best high-speed performance, the use of differential formats is recommended. For both single-ended and differential input clocks, the fastest possible slew rate is recommended as low slew rates can increase the noise floor and degrade jitter performance. Though not required, a minimum slew rate of 0.75 V/ns is recommended for differential formats and 1.0 V/ns for single-ended formats. See “AN766: Understanding and Optimizing Clock Buffer’s Additive Jitter Performance” for more information.

Table 10. LVPECL, LVCMOS, and LVDS Input Clock Options

	LVPECL		LVCMOS		LVDS	
	AC-Couple	DC-Couple	AC-Couple	DC-Couple	AC-Couple	DC-Couple
1.8 V	N/A	N/A	No	No	Yes	No
2.5/3.3 V	Yes	Yes	No	Yes	Yes	Yes

Table 11. HCSL and CML Input Clock Options

	HCSL		CML	
	AC-Couple	DC-Couple	AC-Couple	DC-Couple
1.8 V	No	No	Yes	No
2.5/3.3 V	Yes (3.3 V)	Yes (3.3 V)	Yes	No




Figure 2. Differential HCSL, LVPECL, Low-Power LVPECL, LVDS, CML AC-Coupled Input Termination





Figure 3. LVCMOS DC-Coupled Input Termination



Note: 33 Ohm series termination is optional depending on the location of the receiver.

Figure 4. Differential DC-Coupled Input Terminations

2.2. Input Bias Resistors

Internal bias resistors ensure a differential output low condition in the event that the clock inputs are not connected. The noninverting input is biased with a 18.75 k Ω pulldown to GND and a 75 k Ω pullup to V_{DD}. The inverting input is biased with a 75 k Ω pullup to V_{DD}.




Figure 5. Input Bias Resistors

2.3. Input Mux

The Si53340 provides two clock inputs for applications that need to select between one of two clock sources. The CLK_SEL pin selects the active clock input. The table below summarizes the input and output clock based on the input mux and output enable pin settings.

Table 12. Input Mux Logic

CLK_SEL	CLK0	CLK1	Q ¹	\bar{Q}
L	L	X	L	H
L	H	X	H	L
H	X	L	L	H
H	X	H	H	L

Notes:

1. On the next negative transition of CLK0 or CLK1.

2.4. Output Clock Termination Options

The recommended output clock termination options are shown below. Unused outputs can be left floating. Do not short unused outputs to ground.




Figure 6. LVDS Output Termination

2.5. AC Timing Waveforms




Figure 7. AC Waveforms

2.6. Typical Phase Noise Performance

Each of the following three figures shows three phase noise plots superimposed on the same diagram.


Source Jitter: Reference clock phase noise.

Total Jitter (SE): Combined source and clock buffer phase noise measured as a single-ended output to the phase noise analyzer and integrated from 12 kHz to 20 MHz.

Total Jitter (Diff'l): Combined source and clock buffer phase noise measured as a differential output to the phase noise analyzer and integrated from 12 kHz to 20 MHz. The differential measurement as shown in each figure is made using a balun. See Figure 1 on page 6.


Note: To calculate the total RMS phase jitter when adding a buffer to your clock tree, use root-sum-square (RSS) addition.

The total jitter is a measure of the source plus the buffer's additive phase jitter. The additive jitter (rms) of the buffer can then be calculated (via root-sum-square addition).




Frequency (MHz)	Diff'l Input Slew Rate (V/ns)	Source Jitter (fs)	Total Jitter (SE) (fs)	Additive Jitter (SE) (fs)	Total Jitter (Diff'l) (fs)	Additive Jitter (Diff'l) (fs)
156.25	1.0	38.2	147.8	142.8	118.3	112.0

Figure 8. Source, Additive, and Total Jitter (156.25 MHz)



Frequency (MHz)	Diff'l Input Slew Rate (V/ns)	Source Jitter (fs)	Total Jitter (SE) (fs)	Additive Jitter (SE) (fs)	Total Jitter (Diff'l) (fs)	Additive Jitter (Diff'l) (fs)
312.5	1.0	33.1	94.4	88.4	83.8	77.0

Figure 9. Source, Additive, and Total Jitter (312.5 MHz)



Frequency (MHz)	Diff'l Input Slew Rate (V/ns)	Source Jitter (fs)	Total Jitter (SE) (fs)	Additive Jitter (SE) (fs)	Total Jitter (Diff'l) (fs)	Additive Jitter (Diff'l) (fs)
625	1.0	23.4	56.5	51.5	58.5	53.6

Figure 10. Source, Additive, and Total Jitter (625 MHz)

2.7. Input Mux Noise Isolation

The input clock mux is designed to minimize crosstalk between the CLK0 and CLK1. This improves phase jitter performance when clocks are present at both the CLK0 and CLK1 inputs. Figure 11 below is a measurement the input mux's noise isolation.




Figure 11. Input Mux Noise Isolation

2.8. Power Supply Noise Rejection

The device supports on-chip supply voltage regulation to reject noise present on the power supply, simplifying low jitter operation in real-world environments. This feature enables robust operation alongside FPGAs, ASICs and SoCs and may reduce board-level filtering requirements. For more information, see “AN491: Power Supply Rejection for Low Jitter Clocks”.

3. Pin Description: 16-Pin QFN




Table 13. Pin Descriptions

Pin	Name	Type*	Description
1	GND	GND	Ground
2	CLK_SEL	I	MUX Input Select Pin (LVCMOS) When CLK_SEL is high, CLK1 is selected When CLK_SEL is low, CLK0 is selected CLK_SEL contains an internal pull-down resistor
3	CLK1	I	Input Clock 1
4	$\overline{\text{CLK1}}$	I	Input Clock 1 (Complement)
5	V_{DD}	P	Core Voltage Supply. Bypass with 1.0 μF capacitor and place as close to the V_{DD} pin as possible.
6	CLK0	I	Input Clock 0
7	$\overline{\text{CLK0}}$	I	Input Clock 0 (Complement)
8	NC	—	No connect. Leave this pin unconnected.
9	Q0	O	Output Clock 0
10	$\overline{\text{Q0}}$	O	Output Clock 0 (complement)
11	Q1	O	Output Clock 1

Table 13. Pin Descriptions (Continued)

Pin	Name	Type*	Description
12	$\overline{Q1}$	O	Output Clock 1 (complement)
13	Q2	O	Output Clock 2
14	$\overline{Q2}$	O	Output Clock 2 (complement)
15	Q3	O	Output Clock 3
16	$\overline{Q1}$	O	Output Clock 3 (complement)
GND Pad	GND	GND	Ground

*Pin types are: I = input, O = output, P = power, GND = ground.

4. Ordering Guide

Part Number	Package	Pb-Free, ROHS-6	Temperature
Si53340-B-GM	16-QFN	Yes	-40 to 85 °C
Si53301/4-EVB	—	Yes	-40 to 85 °C

5. Package Outline

Figure 12 shows the package dimensions for the 3x3 mm 16-pin QFN package. Table 14 lists the values for the dimensions shown in the illustration.




Figure 12. Si53340 3x3 mm 16-QFN Package Diagram

Table 14. Package Diagram Dimensions

Dimension	Min	Nom	Max
A	0.80	0.85	0.90
A1	0.00	0.02	0.05
b	0.18	0.25	0.30
D	3.00 BSC.		
D2	1.65	1.70	1.75
e	0.50 BSC.		
E	3.00 BSC.		
E2	1.65	1.70	1.75
L	0.30	0.40	0.50
aaa	—	—	0.10
bbb	—	—	0.10
ccc	—	—	0.08
ddd	—	—	0.10
eee	—	—	0.05

Notes:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.
2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

Si53340

6. PCB Land Pattern

Figure 13 shows the PCB land pattern dimensions for the 3x3 mm 16-pin QFN package. Table 15 lists the values for the dimensions shown in the illustration.




Figure 13. Si53340 3x3 mm 16-QFN Package Land Pattern

Table 15. PCB Land Pattern Dimensions

Dimension	mm
C1	3.00
C2	3.00
E	0.50
X1	0.30
Y1	0.80
X2	1.75
Y2	1.75

Notes:

General

1. All dimensions shown are in millimeters (mm).
2. This Land Pattern Design is based on the IPC-7351 guidelines.
3. All dimensions shown are at Maximum Material Condition (MMC). Least Material Condition (LMC) is calculated based on a Fabrication Allowance of 0.05 mm.

Solder Mask Design

4. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 µm minimum, all the way around the pad.

Stencil Design


5. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
6. The stencil thickness should be 0.125 mm (5 mils).
7. The ratio of stencil aperture to land pad size should be 1:1 for all perimeter pads.
8. A 2x2 array of 0.65 mm square openings on a 0.90 mm pitch should be used for the center ground pad.

Card Assembly

9. A No-Clean, Type-3 solder paste is recommended.
10. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

7. Top Marking

7.1. Si53340 Top Marking



7.2. Top Marking Explanation

Mark Method:	Laser	
Font Size:	0.635 mm (25 mils) Right-Justified	
Line 1 Marking:	Product ID	3340
Line 2 Marking:	TTTT = Mfg Code	Manufacturing Code from the Assembly Purchase Order form.
Line 3 Marking	Circle = 0.5 mm Diameter (Bottom-Left Justified)	Pin 1 Identifier
	YWW = Date Code	Corresponds to the last digit of the current year (Y) and the workweek (WW) of the mold date.

DOCUMENT CHANGE LIST

Revision 0.9 to 1.0

- Update operating conditions, including LVCMOS and HCSL voltage support.
- Removed voltage reference feature.
- Updated Table 2, “Input Clock Specifications,” on page 4.
- Updated Table 3, “DC Common Characteristics,” on page 4.
- Updated Table 4, “Output Characteristics—LVDS,” on page 5.
- Updated Table 10, “LVPECL, LVCMOS, and LVDS Input Clock Options,” on page 8.
- Updated output voltage specifications.
- Improved data for additive jitter specifications.
- Improved typical phase noise plots.
- Updated input/output termination recommendations.
- Improved performance specifications with more detail.
- Updated ESD specifications.

ClockBuilder Pro

One-click access to Timing tools, documentation, software, source code libraries & more. Available for Windows and iOS (CBGo only).

www.silabs.com/CBPro



Timing Portfolio
www.silabs.com/timing



SW/HW
www.silabs.com/CBPro



Quality
www.silabs.com/quality



Support and Community
community.silabs.com

Disclaimer

Silicon Laboratories intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Laboratories products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Laboratories reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Laboratories shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products must not be used within any Life Support System without the specific written consent of Silicon Laboratories. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Laboratories products are generally not intended for military applications. Silicon Laboratories products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.

Trademark Information

Silicon Laboratories Inc., Silicon Laboratories, Silicon Labs, SiLabs and the Silicon Labs logo, CMEMS®, EFM, EFM32, EFR, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZMac®, EZRadio®, EZRadioPRO®, DSPLL®, ISOmodem®, Precision32®, ProSLIC®, SiPHY®, USBXpress® and others are trademarks or registered trademarks of Silicon Laboratories Inc. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.



Silicon Laboratories Inc.
400 West Cesar Chavez
Austin, TX 78701
USA

<http://www.silabs.com>