

2N5441-2N5446, T6420 Series


40-A Silicon Triacs

Features:

- di/dt capability = 100 A/ μ s
- Low switching losses
- Low on-state voltage at high current levels
- Low thermal resistance

Package \ Voltage	200 V Types	400 V Types	600 V Types
Press-Fit	2N5441	2N5442	2N5443
Stud	2N5444	2N5445	2N5446
Isolated-Stud	T6420B	T6420D	T6420M

TERMINAL DESIGNATIONS



MAXIMUM RATINGS, Absolute-Maximum Values:

For Operation with Sinusoidal Supply Voltage at Frequencies up to 50/60 Hz and with resistive or Inductive Load


	2N5441 2N5444 T6420B	2N5442 2N5445 T6420D	2N5443 2N5446 T6420M	
• REPETITIVE PEAK OFF-STATE VOLTAGE *, V_{BO}				V
Gate Open, $T_J = -65$ to 100°C	200	400	600	
RMS ON-STATE CURRENT (Conduction angle = 360°C), $I_{T(RMS)}$				
Case temperature				
• $T_C = 70^\circ\text{C}$ (Press-fit types)		40		A
• $T_C = 65^\circ\text{C}$ (Stud types)		40		A
• $T_C = 60^\circ\text{C}$ (Isolated-stud types)		40		A
For other conditions		See Fig. 3		
PEAK SURGE (NON-REPETITIVE) ON-STATE CURRENT, I_{TSM}				
For one cycle of applied principal voltage				
• 60 Hz (sinusoidal)		300		A
• 50 Hz (sinusoidal)		285		A
For more than one cycle of applied principal voltage		See Fig. 4		
RATE OF CHANGE OF ON-STATE CURRENT, dI/dt				
$V_{DM} = V_{BO}$, $I_{GT} = 200$ mA, $t_r = 0.1$ μ s (See Fig. 12)		100		A/ μ s
FUSING CURRENT (for Triac Protection), I^2t				
$T_J = -65$ to 110°C , $t = 1.25$ to 10 ms		450		A ² s
• PEAK GATE-TRIGGER CURRENT ■, I_{GT}				
For 1 μ s max.		12		A
• GATE POWER DISSIPATION				
Peak (For 10 μ s max., $I_{GT} \leq 4$ A, P_{GM}		40		W
Average, $P_{G(AV)}$		0.75		W
• TEMPERATURE RANGE Δ				
Storage, T_{stg}		-65 to 150		$^\circ\text{C}$
Operating (Case), T_C		-65 to 110		$^\circ\text{C}$
• TERMINAL TEMPERATURE (During Soldering), T_r				
For 10 s max. (terminals and case)		225		$^\circ\text{C}$
STUD TORQUE, τ_s				
Recommended		35		in-lb
Maximum (DO NOT EXCEED)		50		in-lb

* In accordance with JEDEC registration data format (JS-14, RDF2) filed for the JEDEC (2N-Series) types.

• For either polarity of main terminal 2 voltage (V_{MT2}) with reference to main terminal 1.

■ For either polarity of gate voltage (V_G) with reference to main terminal 1.

Δ For temperature measurement reference point, see Dimensional Outline



NJ Semi-Conductors reserves the right to change test conditions, parameter limits and package dimensions without notice. Information furnished by NJ Semi-Conductors is believed to be both accurate and reliable at the time of going to press. However, NJ Semi-Conductors assumes no responsibility for any errors or omissions discovered in its use. NJ Semi-Conductors encourages customers to verify that datasheets are current before placing orders.

Quality Semi-Conductors

2N5441-2N5446, T6420 Series

ELECTRICAL CHARACTERISTICS

At Maximum Ratings Unless Otherwise Specified and at Indicated Case Temperature (T_C)

CHARACTERISTIC	SYMBOL	LIMITS			UNITS
		FOR ALL TYPES UNLESS OTHERWISE SPECIFIED			
		MIN.	TYP.	MAX.	
Peak Off-State Current: [♠] Gate open, $T_J = 110^\circ\text{C}$, $V_{DROM} = \text{Max. rated value}$	I_{DROM}	—	0.2	4*	mA
Maximum On-State Voltage: [♠] For $I_T = 100\text{ A (peak)}$, $T_C = 25^\circ\text{C}$ For $I_T = 56\text{ A (peak)}$, $T_C = 25^\circ\text{C}$	V_{TM}	— —	1.7 1.5	2 1.85*	V
DC Holding Current: [♠] Gate open, Initial principal current = 500 mA (dc), $v_D = 12\text{ V}$: $T_C = 25^\circ\text{C}$ $T_C = -65^\circ\text{C}$ For other case temperatures	I_{HO}	— —	26 — See Fig. 6	60 100*	mA
Critical Rate of Rise of Commutation Voltage: [♠] For $v_D = V_{DROM}$, $I_T(\text{RMS}) = 40\text{ A}$, commutating $di/dt = 22\text{ A/ms}$, gate unenergized, (See Fig. 13): $T_C = 70^\circ\text{C}$ (Press-fit types) $T_C = 65^\circ\text{C}$ (Stud types) $T_C = 60^\circ\text{C}$ (Isolated-stud types)	dv/dt	5* 5* 5	30 30 30	— — —	V/ μs
Critical Rate of Rise of Off-State Voltage: [♠] For $v_D = V_{DROM}$, exponential voltage rise, gate open, $T_C = 110^\circ\text{C}$: 2N5441, 2N5444, T6420B 2N5442, 2N5445, T6420D 2N5443, 2N5446, T6420M	dv/dt	50* 30* 20*	200 150 100	— — —	V/ μs
DC Gate-Trigger Current: ^{♠♠} For $v_D = 12\text{ V (dc)}$ $R_L = 30\ \Omega$ $T_C = 25^\circ\text{C}$ Mode $I^\dagger$ Mode III^- Mode I^- Mode III^+ V_{MT2} positive V_{MT2} negative V_{MT2} positive V_{MT2} negative V_G positive V_G negative V_G negative V_G positive For other case temperatures	I_{GT}	— —			

* In accordance with JEDEC registration data format (JS-14, RDP 2) filed for the JEDEC (2N-Series) types.

♠ For either polarity of main terminal 2 voltage (V_{MT2}) with reference to main terminal 1.

♠♠ For either polarity of gate voltage (V_G) with reference to main terminal 1.