

54AC169 • 54ACT169 4-Stage Synchronous Bidirectional Counter

Check for Samples: [54AC169](#), [54ACT169](#)

FEATURES

- I_{CC} Reduced by 50%
- Synchronous Counting and Loading
- Built-In Lookahead Carry Capability
- Presetable for Programmable Operation
- Outputs Source/Sink 24 mA
- 'ACT has TTL-Compatible Inputs
- Standard Microcircuit Drawing (SMD)
 - 5962-91603

DESCRIPTION

The 'AC/'ACT169 is fully synchronous 4-stage up/down counter. The 'AC/'ACT169 is a modulo-16 binary counter. It features a preset capability for programmable operation, carry lookahead for easy cascading and a U/D input to control the direction of counting. All state changes, whether in counting or parallel loading, are initiated by the LOW-to-HIGH transition of the Clock. ®

Logic Symbols




Figure 1. IEEE/IEC

Pin Names	Description
$\overline{CEP}$	Count Enable Parallel Input
$\overline{CET}$	Count Enable Trickle Input
CP	Clock Pulse Input
P_0 – P_3	Parallel Data Inputs
$\overline{PE}$	Parallel Enable Input
$U/\overline{D}$	Up-Down Count Control Input
Q_0 – Q_3	Flip-Flop Outputs
$\overline{TC}$	Terminal Count Output



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

is a registered trademark of ~Fairchild Semiconductor.


Connection Diagrams

Figure 2. Pin Assignment for CDIP and CLGA
See Package Numbers NFE and NAD





Figure 3. Pin Assignment for LCCC
See Package Number NAJ

Logic Diagram

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

FUNCTIONAL DESCRIPTION

The 'AC/ACT169 uses edge-triggered J-K-type flip-flops and have no constraints on changing the control or data input signals in either state of the Clock. The only requirement is that the various inputs attain the desired state at least a setup time before the rising edge of the clock and remain valid for the recommended hold time thereafter. The parallel load operation takes precedence over the other operations, as indicated in the Mode Select Table. When $\overline{PE}$ is LOW, the data on the P_0 – P_3 inputs enters the flip-flops on the next rising edge of the Clock. In order for counting to occur, both $\overline{CEP}$ and $\overline{CET}$ must be LOW and $\overline{PE}$ must be HIGH; the $U/\overline{D}$ input then determines the direction of counting. The Terminal Count ($\overline{TC}$) output is normally HIGH and goes LOW, provided that $\overline{CET}$ is LOW, when a counter reaches zero in the Count Down mode or reaches 15 in the Count Up mode. The $\overline{TC}$ output state is not a function of the Count Enable Parallel ($\overline{CEP}$) input level. If an illegal state occurs, the 'AC169 will return to the legitimate sequence within two counts. Since the $\overline{TC}$ signal is derived by decoding the flip-flop states, there exists the possibility of decoding spikes on $\overline{TC}$. For this reason the use of $\overline{TC}$ as a clock signal is not recommended (see logic equations below).


1. Count Enable = $\overline{CEP} \cdot \overline{CET} \cdot \overline{PE}$
2. Up: $\overline{TC} = Q_0 \cdot Q_1 \cdot Q_2 \cdot Q_3 \cdot (Up) \cdot \overline{CET}$
3. Down: $\overline{TC} = \overline{Q_0} \cdot \overline{Q_1} \cdot \overline{Q_2} \cdot \overline{Q_3} \cdot (Down) \cdot \overline{CET}$

Table 1. Mode Select Table⁽¹⁾

$\overline{PE}$	$\overline{CEP}$	$\overline{CET}$	$U/\overline{D}$	Action on Rising Clock Edge
L	X	X	X	Load (P_n to Q_n)
H	L	L	H	Count Up (Increment)
H	L	L	L	Count Down (Decrement)
H	H	X	X	No Change (Hold)
H	X	H	X	No Change (Hold)

- (1) H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial

State Diagrams





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ABSOLUTE MAXIMUM RATINGS ⁽¹⁾⁽²⁾

Supply Voltage (V_{CC})		–0.5V to +7.0V
DC Input Diode Current (I_{IK})	$V_I = -0.5V$	–20 mA
	$V_I = V_{CC} + 0.5V$	+20 mA
DC Input Voltage (V_I)		–0.5V to $V_{CC} + 0.5V$
DC Output Diode Current (I_{OK})	$V_O = -0.5V$	–20 mA
	$V_O = V_{CC} + 0.5V$	+20 mA
DC Output Voltage (V_O)		–0.5V to $V_{CC} + 0.5V$
DC Output Source or Sink Current (I_O)		±50 mA
DC V_{CC} or Ground Current per Output Pin (I_{CC} or I_{GND})		±50 mA
Storage Temperature (T_{STG})		–65°C to +150°C
Junction Temperature (T_J) CDIP		175°C

- (1) Absolute Maximum Ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Texas Instruments does not recommend operation of FACT circuits outside databook specifications.
- (2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/Distributors for availability and specifications.

RECOMMENDED OPERATING CONDITIONS

Supply Voltage (V_{CC})	'AC	2.0V to 6.0V
	'ACT	4.5V to 5.5V
Input Voltage (V_I)		0V to V_{CC}
Output Voltage (V_O)		0V to V_{CC}
Operating Temperature (T_A) 54AC/ACT		–55°C to +125°C
Minimum Input Edge Rate ($\Delta V/\Delta t$)	'AC Devices	
	V_{IN} from 30% to 70% of V_{CC}	
	V_{CC} @ 3.3V, 4.5V, 5.5V	125 mV/ns
Minimum Input Edge Rate ($\Delta V/\Delta t$)	'ACT Devices	
	V_{IN} from 0.8V to 2.0V	
	V_{CC} @ 4.5V, 5.5V	125 mV/ns

DC CHARACTERISTICS FOR 'AC FAMILY DEVICES

Symbol	Parameter	V _{CC} (V)	54AC	Units	Conditions
			T _A = –55°C to +125°C		
			Specified Limits		
V _{IH}	Minimum High Level Input Voltage	3.0	2.1	V	V _{OUT} = 0.1V or V _{CC} – 0.1V
		4.5	3.15		
		5.5	3.85		
V _{IL}	Maximum Low Level Input Voltage	3.0	0.9	V	V _{OUT} = 0.1V or V _{CC} – 0.1V
		4.5	1.35		
		5.5	1.65		
V _{OH}	Minimum High Level Output Voltage	3.0	2.9	V	I _{OUT} = –50 µA
		4.5	4.4		
		5.5	5.4		
		3.0	2.4	V	See ⁽¹⁾ V _{IN} = V _{IL} or V _{IH}
		4.5	3.7		I _{OH} = –12 mA
		5.5	4.7		I _{OH} = –24 mA
					I _{OH} = –24 mA
V _{OL}	Maximum Low Level Output Voltage	3.0	0.1	V	I _{OUT} = 50 µA
		4.5	0.1		
		5.5	0.1		
		3.0	0.50	V	See ⁽¹⁾ V _{IN} = V _{IL} or V _{IH}
		4.5	0.50		I _{OL} = 12 mA
		5.5	0.50		I _{OL} = 24 mA
					I _{OL} = 24 mA
I _{IN}	Maximum Input Leakage Current	5.5	±1.0	µA	V _I = V _{CC} , GND
I _{OLD}	Minimum Dynamic Output Current ⁽²⁾	5.5	50	mA	V _{OLD} = 1.65V Max
I _{OHD}		5.5	–50	mA	V _{OHD} = 3.85V Min
I _{CC}	Maximum Quiescent Supply Current	5.5	80.0	µA	V _{IN} = V _{CC} or GND

(1) All outputs loaded; thresholds on input associated with output under test.

(2) Maximum test duration 2.0 ms, one output loaded at a time.

DC CHARACTERISTICS FOR 'ACT FAMILY DEVICES

Symbol	Parameter	V _{CC} (V)	54ACT	Units	Conditions
			T _A = –55°C to +125°C		
			Specified Limits		
V _{IH}	Minimum High Level Input Voltage	4.5	2.0	V	V _{OUT} = 0.1V or V _{CC} – 0.1V
		5.5	2.0		
V _{IL}	Maximum Low Level Input Voltage	4.5	0.8	V	V _{OUT} = 0.1V or V _{CC} – 0.1V
		5.5	0.8		
V _{OH}	Minimum High Level Output Voltage	4.5	4.4	V	I _{OUT} = –50 µA
		5.5	5.4		
		4.5	3.70	V	See ⁽¹⁾ V _{IN} = V _{IL} or V _{IH} I _{OH} = –24 mA I _{OH} = –24 mA
		5.5	4.70		
V _{OL}	Maximum Low Level Output Voltage	4.5	0.1	V	I _{OUT} = 50 µA
		5.5	0.1		
		4.5	0.50	V	See ⁽¹⁾ V _{IN} = V _{IL} or V _{IH} I _{OL} = 24 mA I _{OL} = 24 mA
		5.5	0.50		
I _{IN}	Maximum Input Leakage Current	5.5	±1.0	µA	V _I = V _{CC} , GND
I _{CCT}	Maximum I _{CC} /Input	5.5	1.6	mA	V _I = V _{CC} – 2.1V
I _{OLD}	Minimum Dynamic Output Current ⁽²⁾	5.5	50	mA	V _{OLD} = 1.65V Max
I _{OHD}		5.5	–50	mA	V _{OHD} = 3.85V Min
I _{CC}	Maximum Quiescent Supply Current	5.5	80.0	µA	V _{IN} = V _{CC} or GND

(1) All outputs loaded; thresholds on input associated with output under test.

(2) Maximum test duration 2.0 ms, one output loaded at a time.

AC ELECTRICAL CHARACTERISTICS

Symbol	Parameter	V _{CC} (V) ⁽¹⁾	54AC		Units	Fig. No.
			T _A = –55°C to +125°C C _L = 50 pF			
			Min	Max		
f _{max}	Maximum Clock Frequency	3.3 5.0	55 75		MHz	
t _{PLH}	Propagation Delay CP to Q _n ($\overline{PE}$ HIGH or LOW)	3.3 5.0	1.0 1.5	15.0 12.0	ns	
t _{PHL}	Propagation Delay CP to Q _n ($\overline{PE}$ HIGH or LOW)	3.3 5.0	1.0 1.5	16.5 13.0	ns	
t _{PLH}	Propagation Delay CP to $\overline{TC}$	3.3 5.0	3.0 3.0	22.0 16.0	ns	
t _{PHL}	Propagation Delay CP to $\overline{TC}$	3.3 5.0	3.0 3.0	22.0 16.0	ns	
t _{PLH}	Propagation Delay $\overline{CET}$ to $\overline{TC}$	3.3 5.0	1.0 1.5	18.5 13.0	ns	
t _{PHL}	Propagation Delay $\overline{CET}$ to $\overline{TC}$	3.3 5.0	1.0 1.5	16.0 11.0	ns	
t _{PLH}	Propagation Delay U/ $\overline{D}$ to $\overline{TC}$	3.3 5.0	1.0 1.5	18.5 13.0	ns	
t _{PHL}	Propagation Delay U/ $\overline{D}$ to $\overline{TC}$	3.3 5.0	1.0 1.5	16.5 12.0	ns	

(1) Voltage Range 3.3 is 3.3V ±0.3V
Voltage Range 5.0 is 5.0V ±0.5V.

AC OPERATING REQUIREMENTS

Symbol	Parameter	V _{CC} (V) ⁽¹⁾	54AC	Units	Fig. No.
			T _A = –55°C to +125°C C _L = 50 pF		
			Specified Minimum		
t _s	Setup Time, HIGH or LOW P _n to CP	3.3	7.0	ns	
		5.0	4.5		
t _h	Hold Time, HIGH or LOW P _n to CP	3.3	2.0	ns	
		5.0	2.5		
t _s	Setup Time, HIGH or LOW $\overline{\text{CEP}}$ to CP	3.3	13.5	ns	
		5.0	9.0		
t _h	Hold Time, HIGH or LOW $\overline{\text{CEP}}$ to CP	3.3	0.5	ns	
		5.0	2.5		
t _s	Setup Time, HIGH or LOW $\overline{\text{CET}}$ to CP	3.3	13.5	ns	
		5.0	9.0		

(1) Voltage Range 3.3 is 3.3V ±0.3V
Voltage Range 5.0 is 5.0V ±0.5V.

AC OPERATING REQUIREMENTS (continued)

Symbol	Parameter	V_{CC} (V) ⁽¹⁾	54AC	Units	Fig. No.
			$T_A = -55^{\circ}\text{C}$ to $+125^{\circ}\text{C}$ $C_L = 50\text{ pF}$		
			Specified Minimum		
t_h	Hold Time, HIGH or LOW $\overline{CE}$ to CP	3.3	0.5	ns	
		5.0	2.5		
t_s	Setup Time, HIGH or LOW $\overline{PE}$ to CP	3.3	8.5	ns	
		5.0	6.5		
t_h	Hold Time, HIGH or LOW $\overline{PE}$ to CP	3.3	0.5	ns	
		5.0	2.0		
t_s	Setup Time, HIGH or LOW $U/\overline{D}$ to CP	3.3	13.0	ns	
		5.0	9.0		
t_h	Hold Time, HIGH or LOW $U/\overline{D}$ to $\overline{CP}$	3.3	0.5	ns	
		5.0	2.0		
t_w	CP Pulse Width, HIGH or LOW	3.3	5.0	ns	
		5.0	5.0		

AC ELECTRICAL CHARACTERISTICS

Symbol	Parameter	V _{CC} (V) ⁽¹⁾	54ACT		Units	Fig. No.
			T _A = −55°C to +125°C C _L = 50 pF			
			Min	Max		
f _{max}	Maximum Clock Frequency	5.0	75		MHz	
t _{PLH}	Propagation Delay CP to Q _n ($\overline{PE}$ HIGH or LOW)	5.0	1.5	12.5	ns	
t _{PHL}	Propagation Delay CP to Q _n ($\overline{PE}$ HIGH or LOW)	5.0	1.5	12.5	ns	
t _{PLH}	Propagation Delay CP to $\overline{TC}$	5.0	1.5	16.5	ns	
t _{PHL}	Propagation Delay CP to $\overline{TC}$	5.0	1.5	16.5	ns	
t _{PLH}	Propagation Delay $\overline{CET}$ to $\overline{TC}$	5.0	1.5	13.5	ns	
t _{PHL}	Propagation Delay $\overline{CET}$ to $\overline{TC}$	5.0	1.5	13.5	ns	
t _{PLH}	Propagation Delay U/ $\overline{D}$ to $\overline{TC}$	5.0	1.5	14.5	ns	
t _{PHL}	Propagation Delay U/ $\overline{D}$ to $\overline{TC}$	5.0	1.5	14.5	ns	

(1) Voltage Range 5.0 is 5.0V $\pm$ 0.5V.

AC OPERATING REQUIREMENTS

Symbol	Parameter	V_{CC} (V) ⁽¹⁾	54ACT	Units	Fig. No.
			$T_A = -55^{\circ}\text{C}$ to $+125^{\circ}\text{C}$ $C_L = 50\text{ pF}$		
			Specified Minimum		
t_s	Setup Time, HIGH or LOW P_n to CP	5.0	4.5	ns	
t_h	Hold Time, HIGH or LOW P_n to CP	5.0	2.5	ns	
t_s	Setup Time, HIGH or LOW $\overline{CEP}$ to CP	5.0	9.0	ns	
t_h	Hold Time, HIGH or LOW $\overline{CEP}$ to CP	5.0	2.5	ns	
t_s	Setup Time, HIGH or LOW $\overline{CET}$ to CP	5.0	9.0	ns	
t_h	Hold Time, HIGH or LOW $\overline{CET}$ to CP	5.0	2.5	ns	
t_s	Setup Time, HIGH or LOW $\overline{PE}$ to CP	5.0	6.5	ns	
t_h	Hold Time, HIGH or LOW $\overline{PE}$ to CP	5.0	2.0	ns	
t_s	Setup Time, HIGH or LOW $U/\overline{D}$ to CP	5.0	9.0	ns	
t_h	Hold Time, HIGH or LOW $U/\overline{D}$ to $\overline{CP}$	5.0	2.0	ns	
t_w	CP Pulse Width, HIGH or LOW	5.0	5.0	ns	

(1) Voltage Range 5.0 is 5.0V $\pm$ 0.5V.

CAPACITANCE

Symbol	Parameter	Typ	Units	Conditions
C_{IN}	Input Capacitance	4.5	pF	$V_{CC} = \text{Open}$
C_{PD}	Power Dissipation Capacitance	60.0	pF	$V_{CC} = 5.0\text{V}$

REVISION HISTORY**Changes from Revision A (April 2013) to Revision B****Page**

-
- Changed layout of National Data Sheet to TI format [9](#)
-

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products

Audio	www.ti.com/audio
Amplifiers	amplifier.ti.com
Data Converters	dataconverter.ti.com
DLP® Products	www.dlp.com
DSP	dsp.ti.com
Clocks and Timers	www.ti.com/clocks
Interface	interface.ti.com
Logic	logic.ti.com
Power Mgmt	power.ti.com
Microcontrollers	microcontroller.ti.com
RFID	www.ti-rfid.com
OMAP Applications Processors	www.ti.com/omap
Wireless Connectivity	www.ti.com/wirelessconnectivity

Applications

Automotive and Transportation	www.ti.com/automotive
Communications and Telecom	www.ti.com/communications
Computers and Peripherals	www.ti.com/computers
Consumer Electronics	www.ti.com/consumer-apps
Energy and Lighting	www.ti.com/energy
Industrial	www.ti.com/industrial
Medical	www.ti.com/medical
Security	www.ti.com/security
Space, Avionics and Defense	www.ti.com/space-avionics-defense
Video and Imaging	www.ti.com/video

TI E2E Community

e2e.ti.com