

# HI-508L/HI-509L

Single 8/Differential 4 Channel CMOS Analog Multiplexers With Latches And Overvoltage Protection

#### DESCRIPTION **FEATURES** These monolithic CMOS multiplexers feature on-board address latches, plus · Analog Overvoltage protection overvoltage protection for the analog inputs and the output as well. Each model includes digital inputs for channel selection and an Enable input for de- Resettable Latches (RS) vice selection under program control. In addition, Write (WR) and Reset (RS) inputs allow the program to store or clear the channel address TTL/DTL and CMOS Compatible The overvoltage performance of these multiplexers is particularly useful in re-· Failsafe for conditions of Overvoltage & Loss of Power dundant systems, where the inputs and output must present a high impedance when power is off. This is achieved by a switch cell with three MOSFET's in series, rather than the conventional transmission gate design. No SCR Latch-up Each channel can withstand overvoltage to +25VDC with respect to ground Break-before-make switching with power ON or OFF. An OFF channel remains OFF in the presence of overvoltage. If the channel is ON, output voltage is clamped below the supply rail, · Microprocessor Bus compatible which protects the load circuit. The HI-508L offers 8 single-ended channels, and the HI-509L is a 4 channel dif-- Very low leakage - $ID(off) \le 4nA$ (typ) over full temp range ferential version. The recommended supply voltages are 15V, though operation at reduced levels or with a single supply may also be implemented. The Access time - t<sub>A</sub> = 500nS (typ) package is a 18 pin ceramic or plastic DIP. Minimum write pulse width (WR) = 300 nS Each product is specified for the commercial temperature range (0°C to 75°C, -5 suffix) and the military range (-55°C to + 125°C, -2 suffix). Military high reli- OFF isolation = −100dB, typ @ 10kHz ability burned-in product is available as a "-8" suffix. FUNCTIONAL DIAGRAM **PINOUT** HI-508L HI-508L WR Aα ENABLE A2 GND -VSUPPLY + VSUPPLY IN 2 IN 4 IN A OUT HI-509L HI-509L WR Aα ENABLE GND VSUPPLY +VSUPPLY IN 2A IN 3A IN 4B IN 4A OUT B 10 OUT A

## **ABSOLUTE MAXIMUM RATINGS (Note 1)**

Supply Voltage Between Pins 4 and 14 (15) Digital Input Overvoltage, VA, VEN, VRS, VWR;

44V Operating Temperature

> - 55°C to 125°C 0°C to 75°C

V supply (+) V supply ( – ) Analog Overvoltage + 4V - 4V

HI-508L/509L-2 HI-508L/509L-5 Storage Temperature

-65°C to +150°C

Input to Ground Total Power Dissipation\* (Package) ± 25VDC 1200mW

\*Derate-8mW/°C above  $T_{\Delta} = +75$ °C

## ELECTRICAL CHARACTERISTICS (Unless otherwise specified)

+V supply = 15V, -V supply = -15V, VAH (Logic High) = 2.0V, VAL (Logic Low) = 0.8V

|  |          |      | ./509L-2<br>0 +125°C | HI-508L/509L-5<br>0°C to +75°C |      |      |      |      |
|--|----------|------|----------------------|--------------------------------|------|------|------|------|
| PARAMETER  | TEMP     | MIN  | TYP                  | MAX                            | MIN  | TYP  | MAX  | UNIT |
| ANALOG CHANNEL CHARACTERISTICS   |          |      |                      |                                |      |      |      |      |
| Vs Analog Signal Range   | Full     |      | ± 10                 |                                |      | ± 10 | 1    | Ιv   |
| RON, ON Resistance (Note 2)  | +25°C    |      |                      | 1.2                            |      |      | 1.5  | ΚΩ   |
| MOIN, are managed (mate 2)   | Full     |      |                      | 1.8                            |      |      | 1.8  | ΚΩ   |
| ΔR <sub>ON</sub> , Change in R <sub>ON</sub> (Note 3) between channels | +25°C    |      | 5                    | 1.5                            |      | 5    | 1.0  | %    |
| IS(off), OFF input leakage current                                     | +25°C    |      |                      | 10                             |      |      | 10   | nA.  |
| -3(on): or meanage sarron  | Full     |      | 5                    | 50                             | •    | 5    | 50   | nA   |
| ID(off). OFF output leakage current                                    | +25°C    |      | "                    | 10                             |      |      | 10   | nA   |
| HI-508L  | Full     |      | 4                    | 100                            |      | 4    | 100  | nA   |
| HI-509L  | Full     |      | 2                    | 50                             |      | 2    | 50   | nA   |
|  | +25°C    |      | '                    | 10                             |      |      |      | l .  |
| ID(On), ON Channel leakage current                                     | Full     |      | 5                    | -                              |      | _    | 10   | nA   |
| HI-508L  | Full     |      |                      | 100                            |      | 5    | 100  | nA   |
| HI-509L  | Full     |      | 2                    | 50                             |      | 2    | 50   | nA   |
| FAULT CHARACTERISTICS  |          |      |                      |                                |      |      |      |      |
| IS(Off), with Power OFF  | Full     |      | 10                   | 1000                           |      | 10   | 5000 | nA   |
| IS(Off), overvoltage (Note 4)  | Full     |      | 10                   | 750                            |      | 10   | 2500 | nA   |
| ID(Off), with input over-  | +25°C    |      | 5                    |                                |      | 5    |      | nA   |
| voltage applied (Note 4)   | Full     |      | 10                   | 750                            |      | 10   | 2500 | nA   |
|  |          |      | ļ                    |                                |      | ,,,  | 2000 | 11/5 |
| DIGITAL INPUT CHARACTERISTICS  |          |      |                      |                                |      |      |      |      |
| V <sub>AL</sub> , Input Low Threshold                                  | Full     |      | 1.4                  | 0.8                            |      | 1.4  | 0.8  | V    |
| V <sub>AH</sub> , Input High Threshold                                 | Full     | 2.0  | 1.4                  |                                | 2.0  | 1.4  |      | V    |
| IAH, Input High Current (Note 5)                                       | Full     |      | 10                   | 40                             |      | 10   | 40   | μA   |
| IAL, Input Low Current (Note 5)  | Full     |      | 40                   | 200                            |      | 40   | 200  | μA   |
| DYNAMIC SWITCHING CHARACTERISTICS                                      | (Note 6) |      |                      |                                |      |      |      |      |
| ta, Access Time  | +25°C    |      | 0.5                  | 1.0                            |      | 0.5  | 1.0  | μS   |
| topen, Break-Before-Make   | +25°C    | .025 | 0.1                  |                                | .025 | 0.1  | 1.0  | μS   |
|  |          | .020 |                      | 4.0                            | .020 |      | 4.0  |      |
| tON, (EN), Enable Delay (ON)   | +25°C    |      | 0.5                  | 1.0                            |      | 0.5  | 1.0  | μS   |
| toff, (EN), Enable   | +25°C    |      | 0.5                  | 1.0                            |      | 0.5  | 1.0  | μS   |
| Delay (0FF)  | 0000     |      | ,                    |                                |      | , _  |      | _    |
| Settling Time (±0.1%)  | +25°C    |      | 1.0                  |                                |      | 1.0  |      | μS   |
| (±0.01%)   | +25°C    |      | 1.75                 | ļ                              |      | 1.75 |      | μS   |
| OFF Isolation (Note 7)   | +25°C    | 50   | 68                   |                                | 50   | 68   |      | dB   |
| OFF Isolation POWER OFF (Note 8)                                       | +25°C    |      | 56                   |                                |      | 56   |      | dB   |
| CS(Off), Channel Input Cap.  | +25°C    |      | 5                    |                                |      | 5    |      | pF   |
| CD(Off), Channel Output Cap.   | 1 1      |      |                      |                                |      |      | :    |      |
| ` / HI-508L  | +25°C    |      | 25                   |                                |      | 25   |      | pF   |
| HI-509L  | +25°C    |      | 12                   |                                |      | 12   |      | pF   |
| CA, Digital Input Capacitance  | +25°C    |      | 5                    |                                |      | 5    |      | pF   |
| CDS(Off), Input to Output capacitance                                  | +25°C    |      | 0.1                  |                                |      | 0.1  |      | pF   |
| POWER REQUIREMENTS   |          |      |                      |                                |      |      |      | ,    |
| PD, Power Dissipation (Note 9)   | Full     |      | 60                   | 100                            |      | 60   | 100  | mW   |
| I + , Current Pin 14 (Note 9)  | Full     |      | 3.7                  | 6.0                            |      | 3.7  | 6.0  | mA   |
| -, Current Pin 4 (Note 9)  | Full     |      | 0.3                  | 0.6                            |      | 0.3  | 0.6  | mA   |

NOTES 1 Absolute maximum ratings are limiting values, applied individually, beyond which the serviceability of the recruit may be impassed fractional object of a service of the production of the service of the servic

RONIAvg.)
4. Analog Dvervoltage = ± 25V

<sup>5.</sup> IAH and IAL tested at 2.4V and 0.4 V respectively

S.Ag. and g. tendor at 2 vs and 0 vs respectively

3 ov (rings) and ov (t.ev)


(rings) and over a second o

<sup>8.</sup> V + , V- = 0V, R<sub>L</sub> = 1K(2 C<sub>L</sub> = 50pF, V<sub>S</sub> = 3Vrms, I = 500 kHz. 9. See Test Circuit #8 for high toggle frequency applications.

## MINIMUM TIMING REQUIREMENTS

| PARAMETER   | MIN LIMITS<br>FULL TEMP RANGE | UNITS |  |
|---|-------------------------------|-------|--|
| tww. Write Pulse Width  | 300                           | nS    |  |
| t <sub>DW</sub> , A, EN Data Valid To WRITE<br>(Stabilization Time) | 225                           | nS    |  |
| two, A, EN Data Valid After Write (hold Time)                       | 100                           | nS    |  |
| tRS. RESET pulse width  | 400                           | nS    |  |
| tOFF (RS) Reset Delay   | 1000                          | nS    |  |
| ton (WR) Write Turn-on Time   | 1000                          | nS    |  |


## TIMING REQUIREMENTS



- 1. +VSUPPLY = +15V; -VSUPPLY = -15V.
- 2. Logic Levels: VAL = 0V; VAH = +3.0V.
  3. Time intervals are measured between 50% levels unless otherwise noted.
- 4. Minimum values for tRS, tDW, tWW and tWD are guaranteed separately but not simultaneously.

Figure 1

## SCHEMATIC DIAGRAM



508L

| A2 | A1 | A0 | EN | WR         | RS | OUTPUT - ON CHANNEL    |  |
|----|----|----|----|------------|----|------------------------|--|
| X  | Х  | x  | L  | L          | Н  | None                   |  |
| Х  | X  | х  | X  | _ <b>J</b> | Н  | Previous ON Channel.   |  |
| Χ  | Χ  | Х  | Х  | X          | L  | None (latches cleared) |  |
| L  | L  | L  | Н  | Ł          | н  | Channel 1              |  |
| L  | L  | н  | Н  | L          | н  | Channel 2              |  |
| L  | Н  | L  | Н  | L          | н  | Channel 3              |  |
| L  | Н  | Н  | Н  | L          | н  | Channel 4              |  |
| н  | L  | L  | Н  | L          | н  | Channel 5              |  |
| н  | L  | Н  | н  | L          | н  | Channel 6              |  |
| н  | Н  | L  | н  | L          | Н  | Channel 7              |  |
| Н  | Н  | Н  | Н  | L          | Н  | Channel 8              |  |


509L

| <b>A</b> 1 | A0 | EN | WR       | RS | OUTPUT - ON CHANNEL PAIR |
|------------|----|----|----------|----|--------------------------|
| X          | Х  | L  | L        | Н  | None                     |
| X          | X  | Х  | <u>_</u> | н  | Previous ON Channel.     |
| X          | Х  | X  | x        | L  | None (latches cleared)   |
| L          | L  | Н  | L        | Н  | Channel 1A and 1B        |
| Ł          | Н  | Н  | L        | н  | Channel 2A and 2B        |
| Н          | L  | Н  | L        | н  | Channel 3A and 3B        |
| н          | н  | Н  | L        | н  | Channel 4A and 4B        |
|            |    |    |          |    |                          |


#### **DESCRIPTION AND APPLICATION**

The switch cell of HI-508L/509L has a different structure than earlier Harris designs (HI-508, HI508A). The new switch (Figure 2) consists of an N-channel, P-channel and N-channel MOSFET in series, as opposed to the transmission gate configuration with an N and P-channel device in parallel. The series N-P-N switch offers higher Off isolation with power off, and better fault performance. Channel overvoltage protection is inherent since one of the three MOSFETs turn off in the presence of overvoltage. This turn-off process begins well below the supply rail so the  $V_{\rm IN}$  range is less than the power supply range. Electrical performance is guaranteed to  $\pm$  10V for each channel, and the usable range extends above  $\pm$  11 Volts.


The address inputs  $A_0$ ,  $A_1$ ,  $A_2$ , and ENABLE are latched into an internal buffer when WR goes high. Each latch output is level shifted into the decode section, which activates the appropriate channel. The device may be reset (all channels OFF) by taking  $\overline{\text{RS}}$  low. Usually,  $\overline{\text{RS}}$  is tied to the system RESET line, to assure that all channels are OFF following a turn-on of power. The reset function overrides all others, just as  $\overline{\text{WR}}$  overrides the address inputs ( $A_0$ - $A_2$  and  $\overline{\text{EN}}$  are ignored when  $\overline{\text{WR}}$  is high). With  $\overline{\text{WR}}$  low and  $\overline{\text{RS}}$  high, the switches respond immediately to a change in channel address; i.e., the latches are "transparent". Refer to Figure 1. For additional Applications information please see AN 545.




VIN vs. Ron




RON VS. POWER SUPPLY VOLTAGES







± 10V




**∓ 10V** 


+ 2,0V






# TEST CIRCUIT NO. 9 ON CHANNEL CURRENT VS. INPUT VOLTAGE







OFF ISOLATION vs. FREQUENCY POWER ON





TEST CIRCUIT NO. 10
OFF ISOLATION






TEST CIRCUIT 11
WRITE TURN-ON TIME ton(WR)






### HI-508L TEST CIRCUITS


### **TEST CIRCUIT 12** RESET TURN-OFF TIME toff(RS)






#### **TEST CIRCUIT 13**

#### **CHARGE INJECTION TEST CIRCUIT**



△VO IS THE MEASURED VOLTAGE ERROR DUE TO CHARGE INJECTION. THE ERROR VOLTAGE IN COULOMBS IS Q = CLXAVO.



## DIE CHARACTERISTICS

**Transistor Count** 

397

Die Size

124x114mils.

Thermal Impedance

80°C/W

 $\theta$ JA  $\theta$ JC

22°C/W

Tie Substrate to:

-VSupply

Process

CMOS-DI