Features

- High-performance, Low-power AVR® 8-bit Microcontroller
- Advanced RISC Architecture
 - 133 Powerful Instructions Most Single Clock Cycle Execution
 - 32 x 8 General Purpose Working Registers + Peripheral Control Registers
 - Fully Static Operation
 - Up to 16 MIPS Throughput at 16 MHz
 - On-chip 2-cycle Multiplier
- Nonvolatile Program and Data Memories
 - 128K Bytes of In-System Reprogrammable Flash

Endurance: 1,000 Write/Erase Cycles

- Optional Boot Code Section with Independent Lock Bits

In-System Programming by On-chip Boot Program

True Read-While-Write Operation

- 4K Bytes EEPROM

Endurance: 100,000 Write/Erase Cycles

- 4K Bytes Internal SRAM
- Up to 64K Bytes Optional External Memory Space
- Programming Lock for Software Security
- SPI Interface for In-System Programming
- JTAG (IEEE std. 1149.1 Compliant) Interface
 - Boundary-scan Capabilities According to the JTAG Standard
 - Extensive On-chip Debug Support
 - Programming of Flash, EEPROM, Fuses and Lock Bits through the JTAG Interface
- · Peripheral Features
 - Two 8-bit Timer/Counters with Separate Prescalers and Compare Modes
 - Two Expanded 16-bit Timer/Counters with Separate Prescaler, Compare Mode and Capture Mode
 - Real Time Counter with Separate Oscillator
 - Two 8-bit PWM Channels
 - 6 PWM Channels with Programmable Resolution from 2 to 16 Bits
 - Output Compare Modulator
 - 8-channel, 10-bit ADC
 - 8 Single-ended Channels
 - 7 Differential Channels
 - 2 Differential Channels with Programmable Gain at 1x, 10x, or 200x
 - Byte-oriented Two-wire Serial Interface
 - Dual Programmable Serial USARTs
 - Master/Slave SPI Serial Interface
 - Programmable Watchdog Timer with On-chip Oscillator
 - On-chip Analog Comparator
- Special Microcontroller Features
 - Power-on Reset and Programmable Brown-out Detection
 - Internal Calibrated RC Oscillator
 - External and Internal Interrupt Sources
 - Six Sleep Modes: Idle, ADC Noise Reduction, Power-save, Power-down, Standby, and Extended Standby
 - Software Selectable Clock Frequency
 - ATmega103 Compatibility Mode Selected by a Fuse
 - Global Pull-up Disable
- I/O and Packages
 - 53 Programmable I/O Lines
 - 64-lead TQFP
- Operating Voltages
 - 2.7 5.5V for ATmega128L
 - 4.5 5.5V for ATmega128
- Speed Grades
 - 0 8 MHz for ATmega128L
 - 0 16 MHz for ATmega128



8-bit **AVR**® Microcontroller with 128K Bytes In-System Programmable Flash

ATmega128 ATmega128L

Preliminary

Summary


Rev. 2467CS-AVR-02/02





Pin Configurations

Figure 1. Pinout ATmega128




Overview

The ATmega128 is a low-power CMOS 8-bit microcontroller based on the AVR enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the ATmega128 achieves throughputs approaching 1 MIPS per MHz allowing the system designer to optimize power consumption versus processing speed.

Block Diagram

Figure 2. Block Diagram







The AVR core combines a rich instruction set with 32 general purpose working registers. All the 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.

The ATmega128 provides the following features: 128K bytes of In-System Programmable Flash with Read-While-Write capabilities, 4K bytes EEPROM, 4K bytes SRAM, 53 general purpose I/O lines, 32 general purpose working registers, Real Time Counter (RTC), four flexible Timer/Counters with compare modes and PWM, 2 USARTs, a byte oriented Two-wire Serial Interface, an 8-channel, 10-bit ADC with optional differential input stage with programmable gain, programmable Watchdog Timer with Internal Oscillator, an SPI serial port, IEEE std. 1149.1 compliant JTAG test interface, also used for accessing the On-chip Debug system and programming and six software selectable power saving modes. The Idle mode stops the CPU while allowing the SRAM, Timer/Counters, SPI port, and interrupt system to continue functioning. The Powerdown mode saves the register contents but freezes the OscillatorOscillator, disabling all other chip functions until the next interrupt or Hardware Reset. In Power-save mode, the asynchronous timer continues to run, allowing the user to maintain a timer base while the rest of the device is sleeping. The ADC Noise Reduction mode stops the CPU and all I/O modules except Asynchronous Timer and ADC, to minimize switching noise during ADC conversions. In Standby mode, the Crystal/Resonator Oscillator is running while the rest of the device is sleeping. This allows very fast start-up combined with low power consumption. In Extended Standby mode, both the main Oscillator and the Asynchronous Timer continue to run.

The device is manufactured using Atmel's high-density nonvolatile memory technology. The On-chip ISP Flash allows the program memory to be reprogrammed in-system through an SPI serial interface, by a conventional nonvolatile memory programmer, or by an On-chip Boot program running on the AVR core. The boot program can use any interface to download the application program in the application Flash memory. Software in the Boot Flash section will continue to run while the Application Flash section is updated, providing true Read-While-Write operation. By combining an 8-bit RISC CPU with In-System Self-Programmable Flash on a monolithic chip, the Atmel ATmega128 is a powerful microcontroller that provides a highly flexible and cost effective solution to many embedded control applications.

The ATmega128 AVR is supported with a full suite of program and system development tools including: C compilers, macro assemblers, program debugger/simulators, in-circuit emulators, and evaluation kits.

ATmega103 and ATmega128 Compatibility

The ATmega128 is a highly complex microcontroller where the number of I/O locations supersedes the 64 I/O locations reserved in the AVR instruction set. To ensure backward compatibility with the ATmega103, all I/O locations present in ATmega103 have the same location in ATmega128. Most additional I/O locations are added in an Extended I/O space starting from \$60 to \$FF, (i.e., in the ATmega103 internal RAM space). These locations can be reached by using LD/LDS/LDD and ST/STS/STD instructions only, not by using IN and OUT instructions. The relocation of the internal RAM space may still be a problem for ATmega103 users. Also, the increased number of interrupt vectors might be a problem if the code uses absolute addresses. To solve these problems, an ATmega103 compatibility mode can be selected by programming the fuse M103C. In this mode, none of the functions in the Extended I/O space are in use, so the internal RAM is located as in ATmega103. Also, the Extended Interrupt vectors are removed.

The ATmega128 is 100% pin compatible with ATmega103, and can replace the ATmega103 on current Printed Circuit Boards. The application note "Replacing ATmega103 by ATmega128" describes what the user should be aware of replacing the ATmega103 by an ATmega128.

ATmega103 Compatibility Mode

By programming the M103C fuse, the ATmega128 will be compatible with the ATmega103 regards to RAM, I/O pins and interrupt vectors as described above. However, some new features in ATmega128 are not available in this compatibility mode, these features are listed below:

- One USART instead of two, Asynchronous mode only. Only the eight least significant bits of the Baud Rate Register is available.
- One 16 bits Timer/Counter with two compare registers instead of two 16-bit Timer/Counters with three compare registers.
- Two-wire serial interface is not supported.
- Port G serves alternate functions only (not a general I/O port).
- Port F serves as digital input only in addition to analog input to the ADC.
- Boot Loader capabilities is not supported.
- It is not possible to adjust the frequency of the internal calibrated RC Oscillator.
- The External Memory Interface can not release any Address pins for general I/O, neither configure different wait-states to different External Memory Address sections.

Pin Descriptions

VCC

Digital supply voltage.

GND

Ground.

Port A (PA7..PA0)

Port A is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port A output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port A pins that are externally pulled low will source current if the pull-up resistors are activated. The Port A pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port A also serves the functions of various special features of the ATmega128 as listed on page 67.

Port B (PB7..PB0)

Port B is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port B output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port B pins that are externally pulled low will source current if the pull-up resistors are activated. The Port B pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port B also serves the functions of various special features of the ATmega128 as listed on page 68.

Port C (PC7..PC0)

Port C is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port C output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port C pins that are externally pulled low will source current if the pull-up resistors are activated. The Port C pins are tri-stated when a reset condition becomes active, even if the clock is not running.





Port C also serves the functions of special features of the ATmega128 as listed on page 71. In ATmega103 compatibility mode, Port C is output only, and the port C pins are **not** tri-stated when a reset condition becomes active.

Port D (PD7..PD0)

Port D is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port D output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port D pins that are externally pulled low will source current if the pull-up resistors are activated. The Port D pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port D also serves the functions of various special features of the ATmega128 as listed on page 72.

Port E (PE7..PE0)

Port E is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port E output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port E pins that are externally pulled low will source current if the pull-up resistors are activated. The Port E pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port E also serves the functions of various special features of the ATmega128 as listed on page 75.

Port F (PF7..PF0)

Port F serves as the analog inputs to the A/D Converter.

Port F also serves as an 8-bit bi-directional I/O port, if the A/D Converter is not used. Port pins can provide internal pull-up resistors (selected for each bit). The Port F output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port F pins that are externally pulled low will source current if the pull-up resistors are activated. The Port F pins are tri-stated when a reset condition becomes active, even if the clock is not running. If the JTAG interface is enabled, the pull-up resistors on pins PF7(TDI), PF5(TMS), and PF4(TCK) will be activated even if a Reset occurs.

Port F also serves the functions of the JTAG interface.

In ATmega103 compatibility mode, Port F is an input Port only.

Port G (PG4..PG0)

Port G is a 5-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port G output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port G pins that are externally pulled low will source current if the pull-up resistors are activated. The Port G pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port G also serves the functions of various special features.

The port G pins are tri-stated when a reset condition becomes active, even if the clock is not running.

In ATmega103 compatibility mode, these pins only serves as strobes signals to the external memory as well as input to the 32 kHz Oscillator, and the pins are initialized to PG0 = 1, PG1 = 1, and PG2 = 0 asynchronously when a reset condition becomes active, even if the clock is not running. PG3 and PG4 are oscillator pins.

RESET

Reset input. A low level on this pin for longer than the minimum pulse length will generate a reset, even if the clock is not running. The minimum pulse length is given in Table 19 on page 46. Shorter pulses are not guaranteed to generate a reset.

XTAL1

Input to the inverting Oscillator amplifier and input to the internal clock operating circuit.

ATmega128(L)

XTAL2 Output from the inverting Oscillator amplifier.

AVCC AVCC is the supply voltage pin for Port F and the A/D Converter. It should be externally

connected to V_{CC} , even if the ADC is not used. If the ADC is used, it should be con-

nected to V_{CC} through a low-pass filter.

AREF is the analog reference pin for the A/D Converter.

PEN PEN is a programming enable pin for the Serial Programming mode. By holding this pin

low during a Power-on Reset, the device will enter the Serial Programming mode. PEN

has no function during normal operation.





Register Summary

										_
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
(\$FF)	Reserved	-	-	-	-	-	-	-	-	
	Reserved	_	=	_	_	-	_	_	=	
(\$9E)	Reserved	_	=	_	_	-	_	-	=	
(\$9D)	UCSR1C	-	UMSEL1	UPM11	UPM10	USBS1	UCSZ11	UCSZ10	UCPOL1	186
(\$9C)	UDR1	USART1 I/O E	ata Register							183
(\$9B)	UCSR1A	RXC1	TXC1	UDRE1	FE1	DOR1	UPE1	U2X1	MPCM1	184
(\$9A)	UCSR1B	RXCIE1	TXCIE1	UDRIE1	RXEN1	TXEN1	UCSZ12	RXB81	TXB81	185
(\$99)	UBRR1L	USART1 Baud	d Rate Register Lo	ow						188
(\$98)	UBRR1H	-	-	-	_	USART1 Baud	Rate Register Hi	gh		188
(\$97)	Reserved	-	-	-	_	-	-		-	
(\$96)	Reserved	-	-	-	-	-	-	-	-	
(\$95)	UCSR0C	-	UMSEL0	UPM01	UPM00	USBS0	UCSZ01	UCSZ00	UCPOL0	186
(\$94)	Reserved	_	_	_	_	_	-	_	-	
(\$93)	Reserved	-	-	-	-	-	-	-	-	
(\$92)	Reserved	-	-	-	-	-	-	-	-	
(\$91)	Reserved	-	_	-	_	-	-	_	-	
(\$90)	UBRR0H	-	-	-	_	USART0 Baud	Rate Register Hi	gh		188
(\$8F)	Reserved	-	_	-	_	-	-	_	-	
(\$8E)	Reserved	=	-	-	_	-	-	_	-	
(\$8D)	Reserved	_	_	-	_	_	-	-	-	
(\$8C)	TCCR3C	FOC3A	FOC3B	FOC3C	_	_	_	-	_	132
(\$8B)	TCCR3A	COM3A1	COM3A0	COM3B1	COM3B0	COM3C1	COM3C0	WGM31	WGM30	127
(\$8A)	TCCR3B	ICNC3	ICES3	-	WGM33	WGM32	CS32	CS31	CS30	130
(\$89)	TCNT3H		3 – Counter Regi	ister High Byte						132
(\$88)	TCNT3L		Timer/Counter3 – Counter Register Low Byte					132		
(\$87)	OCR3AH			are Register A Hi	gh Byte					133
(\$86)	OCR3AL			are Register A Lo						133
(\$85)	OCR3BH			are Register B Hi						133
(\$84)	OCR3BL	Timer/Counter	Timer/Counter3 – Output Compare Register B Low Byte					133		
(\$83)	OCR3CH	Timer/Counter	Timer/Counter3 – Output Compare Register C High Byte					133		
(\$82)	OCR3CL	Timer/Counter3 – Output Compare Register C Low Byte					133			
(\$81)	ICR3H		Timer/Counter3 – Input Capture Register High Byte					134		
(\$80)	ICR3L	Timer/Counter	3 - Input Capture	Register Low By	te					134
(\$7F)	Reserved	-	=	-	_	_	-	_	-	
(\$7E)	Reserved	_	_	-	_	-	-	_	-	
(\$7D)	ETIMSK	-	-	TICIE3	OCIE3A	OCIE3B	TOIE3	OCIE3C	OCIE1C	135
(\$7C)	ETIFR	-	=	ICF3	OCF3A	OCF3B	TOV3	OCF3C	OCF1C	136
(\$7B)	Reserved	-	-	-	_	-	-	_	-	
(\$7A)	TCCR1C	FOC1A	FOC1B	FOC1C	_	_	_	_	_	131
(\$79)	OCR1CH	Timer/Counter	1 – Output Comp	are Register C Hi	gh Byte	•	•	•	•	133
(\$78)	OCR1CL	Timer/Counter	1 – Output Comp	are Register C Lo	w Byte					133
(\$77)	Reserved	-		_	_	_	-	_	_	
(\$76)	Reserved	_	_	-	_	-	-	_	-	
(\$75)	Reserved	-	-	-	-	-	-	-	-	
(\$74)	TWCR	TWINT	TWEA	TWSTA	TWSTO	TWWC	TWEN	-	TWIE	201
(\$73)	TWDR		al Interface Data		•	•	•		•	203
(\$72)	TWAR	TWA6	TWA5	TWA4	TWA3	TWA2	TWA1	TWA0	TWGCE	203
(\$671	TWSR	TWS7	TWS6	TWS5	TWS4	TWS3	-	TWPS1	TWPS0	202
(\$70)	TWBR		al Interface Bit Ra	1		•				201
(\$6F)	OSCCAL		bration Register	<u> </u>						38
(\$6E)	Reserved	_	-	-	_	_	-	-	-	
(\$6D)	XMCRA	_	SRL2	SRL1	SRL0	SRW01	SRW00	SRW11		29
(\$6C)	XMCRB	XMBK	-	_	-	-	XMM2	XMM1	XMM0	31
(\$6B)	Reserved	-	_	-	_	_	-	-	-	
(\$6A)	EICRA	ISC31	ISC30	ISC21	ISC20	ISC11	ISC10	ISC01	ISC00	84
(\$69)	Reserved	-	-	-	-	-	-	-	-	-
(\$68)	SPMCSR	SPMIE	RWWSB	_	RWWSRE	BLBSET	PGWRT	PGERS	SPMEN	274
(\$67)	Reserved	-	-	_	-	-	-	-	-	
(\$66)	Reserved	-	_	_	_	_	_	-	_	
(\$65)	PORTG	_	_	_	PORTG4	PORTG3	PORTG2	PORTG1	PORTG0	83
(\$64)	DDRG	_	_	_	DDG4	DDG3	DDG2	DDG1	DDG0	83
(\$63)	PING	_	_	_	PING4	PING3	PING2	PING1	PING0	83
(\$62)	PORTF	PORTF7	PORTF6	PORTF5	PORTF4	PORTF3	PORTF2	PORTF1	PORTF0	82
(402)	1 01111	1 0.1117	1 011110	1 0,11110	1 011117	1 511110	1 011112	1 011111	1 511110	J.L

Register Summary (Continued)

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
	DDRF	DDF7	DDF6	DDF5	DDF4	DDF3	DDF2	DDF1	DDF0	83
(\$61) (\$60)	Reserved	DDF7	DDF6	DDF5	DDF4	DDF3	DDF2	DDF1	DDF0	83
\$3F (\$5F)	SREG	ı	Т	Н	S	V	N	Z	С	9
\$3E (\$5E)	SPH	SP15	SP14	SP13	SP12	SP11	SP10	SP9	SP8	12
\$3D (\$5D)	SPL	SP7	SP6	SP5	SP4	SP3	SP2	SP1	SP0	12
\$3C (\$5C)	XDIV	XDIVEN	XDIV6	XDIV5	XDIV4	XDIV3	XDIV2	XDIV1	XDIV0	40
\$3B (\$5B)	RAMPZ	_	-	_	_	_	-	_	RAMPZ0	12
\$3A (\$5A)	EICRB	ISC71	ISC70	ISC61	ISC60	ISC51	ISC50	ISC41	ISC40	85
\$39 (\$59)	EIMSK	INT7	INT6	INT5	INT4	INT3	INT2	INT1	INT0	86
\$38 (\$58)	EIFR	INTF7	INTF6	INTF5	INTF4	INTF3	INTF	INTF1	INTF0	86
\$37 (\$57)	TIMSK	OCIE2	TOIE2	TICIE1	OCIE1A	OCIE1B	TOIE1	OCIE0	TOIE0	103, 134, 154
\$36 (\$56)	TIFR	OCF2	TOV2	ICF1	OCF1A	OCF1B	TOV1	OCF0	TOV0	103, 136, 155
\$35 (\$55)	MCUCR	SRE	SRW10	SE	SM1	SM0	SM2	IVSEL	IVCE	29, 41, 58
\$34 (\$54)	MCUCSR	JTD	-	-	JTRF	WDRF	BORF	EXTRF	PORF	49, 250
\$33 (\$53)	TCCR0	FOC0	WGM00	COM01	COM00	WGM01	CS02	CS01	CS00	98
\$32 (\$52)	TCNT0	Timer/Counte								100
\$31 (\$51)	OCR0		r0 Output Compa I	re Register		400	TONOUR	OODOUD	TODALID	100
\$30 (\$50)	ASSR	- COM1A1	-	- COM1D1	- COMIDO	AS0	TCN0UB	OCR0UB	TCR0UB	101
\$2F (\$4F) \$2E (\$4E)	TCCR1A TCCR1B	COM1A1 ICNC1	COM1A0 ICES1	COM1B1	COM1B0 WGM13	COM1C1 WGM12	COM1C0 CS12	WGM11 CS11	WGM10 CS10	127 130
\$2E (\$4E) \$2D (\$4D)	TCNT1H		1 – Counter Regi	ster High Ryte	VVGIVITS	WGWIZ	0312	0311	0310	132
\$2D (\$4D) \$2C (\$4C)	TCNT1L		1 – Counter Regi							132
\$2B (\$4B)	OCR1AH			are Register A Hi	gh Byte					133
\$2A (\$4A)	OCR1AL			are Register A Lo	· · · · · · · · · · · · · · · · · · ·					133
\$29 (\$49)	OCR1BH			are Register B Hi	•					133
\$28 (\$48)	OCR1BL	Timer/Counter	1 – Output Comp	are Register B Lo	w Byte					133
\$27 (\$47)	ICR1H	Timer/Counter	1 – Input Capture	Register High By	rte .					134
\$26 (\$46)	ICR1L	Timer/Counter	1 - Input Capture	Register Low By	te					134
\$25 (\$45)	TCCR2	FOC2	WGM20	COM21	COM20	WGM21	CS22	CS21	CS20	152
\$24 (\$44)	TCNT2	Timer/Counter	2 (8 Bit)							154
\$23 (\$43)	OCR2		2 Output Compai	re Register	1	1	_	1	_	154
\$22 (\$42)	OCDR	IDRD/ OCDR7	OCDR6	OCDR5	OCDR4	OCDR3	OCDR2	OCDR1	OCDR0	247
\$21 (\$41)	WDTCR	-	-	_	WDCE	WDE	WDP2	WDP1	WDP0	51
\$20 (\$40)	SFIOR	TSM	-	-	ADHSM	ACME	PUD	PSR0	PSR321	66, 104, 140, 241
\$1F (\$3F)	EEARH	-	-	-	-		EEPROM Addr	ess Register High	1	19
\$1E (\$3E)	EEARL		ress Register Lov	w Byte						19
\$1D (\$3D)	EEDR	EEPROM Data	a Register T							20
\$1C (\$3C)	EECR PORTA	PORTA7		PORTA5	- DODTA4	EERIE	EEMWE	EEWE	EERE	20
\$1B (\$3B) \$1A (\$3A)	DDRA	DDA7	PORTA6 DDA6	DDA5	PORTA4 DDA4	PORTA3 DDA3	PORTA2 DDA2	PORTA1 DDA1	PORTA0 DDA0	81 81
\$19 (\$39)	PINA	PINA7	PINA6	PINA5	PINA4	PINA3	PINA2	PINA1	PINA0	81
\$18 (\$38)	PORTB	PORTB7	PORTB6	PORTB5	PORTB4	PORTB3	PORTB2	PORTB1	PORTB0	81
\$17 (\$37)	DDRB	DDB7	DDB6	DDB5	DDB4	DDB3	DDB2	DDB1	DDB0	81
\$16 (\$36)	PINB	PINB7	PINB6	PINB5	PINB4	PINB3	PINB2	PINB1	PINB0	81
\$15 (\$35)	PORTC	PORTC7	PORTC6	PORTC5	PORTC4	PORTC3	PORTC2	PORTC1	PORTC0	81
\$14 (\$34)	DDRC	DDC7	DDC6	DDC5	DDC4	DDC3	DDC2	DDC1	DDC0	81
\$13 (\$33)	PINC	PINC7	PINC6	PINC5	PINC4	PINC3	PINC2	PINC1	PINC0	82
\$12 (\$32)	PORTD	PORTD7	PORTD6	PORTD5	PORTD4	PORTD3	PORTD2	PORTD1	PORTD0	82
\$11 (\$31)	DDRD	DDD7	DDD6	DDD5	DDD4	DDD3	DDD2	DDD1	DDD0	82
\$10 (\$30)	PIND	PIND7	PIND6	PIND5	PIND4	PIND3	PIND2	PIND1	PIND0	82
\$0F (\$2F)	SPDR	SPI Data Reg								164
\$0E (\$2E)	SPSR	SPIF	WCOL		-	-	-	-	SPI2X	164
\$0D (\$2D)	SPCR	SPIE	SPE	DORD	MSTR	CPOL	CPHA	SPR1	SPR0	162
\$0C (\$2C)	UDR0	USARTO I/O I		LIDDES		DCS:	LIDEO	110770	MDOMO	183
\$0B (\$2B)	UCSR0A	RXC0	TXC0	UDRE0	FE0	DOR0	UPE0	U2X0	MPCM0	184
\$0A (\$2A)	UCSR0B	RXCIE0	TXCIE0	UDRIE0	RXEN0	TXEN0	UCSZ02	RXB80	TXB80	185
\$09 (\$29) \$08 (\$28)	UBRR0L ACSR	ACD ACD	d Rate Register L ACBG	ACO	ACI	ACIE	ACIC	ACIS1	ACIS0	188 222
\$08 (\$28) \$07 (\$27)	ADMUX	REFS1	REFS0	ADLAR	MUX4	MUX3	MUX2	MUX1	MUX0	237
\$07 (\$27) \$06 (\$26)	ADINIOX	ADEN	ADSC	ADRF	ADIF	ADIE	ADPS2	ADPS1	ADPS0	237
\$05 (\$25)	ADCSHA		gister High Byte	APIN	אטוו	ADIL	, 101 32	,10131	7101 00	240
\$04 (\$24)	ADCL		gister Low byte							240
\$03 (\$23)	PORTE	PORTE7	PORTE6	PORTE5	PORTE4	PORTE3	PORTE2	PORTE1	PORTE0	82
\$02 (\$22)	DDRE	DDE7	DDE6	DDE5	DDE4	DDE3	DDE2	DDE1	DDE0	82
. ,,,		•								





Register Summary (Continued)

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
\$01 (\$21)	PINE	PINE7	PINE6	PINE5	PINE4	PINE3	PINE2	PINE1	PINE0	82
\$00 (\$20)	PINF	PINF7	PINF6	PINF5	PINF4	PINF3	PINF2	PINF1	PINF0	83

- Notes: 1. For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses should never be written.
 - 2. Some of the status flags are cleared by writing a logical one to them. Note that the CBI and SBI instructions will operate on all bits in the I/O register, writing a one back into any flag read as set, thus clearing the flag. The CBI and SBI instructions work with registers \$00 to \$1F only.

Instruction Set Summary

ADD	nemonics	Operands	Description	Operation	Flags	#Clocks
AGC N. R. Add ton Registers Re - Mar Rr Z.C.N.VH		-	•	•	Ū	
ACC Rd, Rr				Bd ← Bd + Br	Z C N V H	1
BOUND Bulk			•			1
SUBLE Mile Mile Subtract for Registers Pix - Mile R. Z.C.N.VII			•			2
SUBIL Ris K Subtract Non-Component from Register Ris - Ris - K Z.C.N.V/H		,				1
BRC Rol, Rr Sutrement with Curry free Projections Ref + Ref. Ref. C Z.C.N.V.M.						1
SECI Rul K Subtract will Carry Constant from Reg Rul - Rul - Rul - Rul - ZC.N.V/S						1
BBNW Rulk Subtract Investable from Word Rulh - Rulh - Rulh - Rulh - Rulh Z.N.V						1
ANDI			·	Rdh:Rdl ← Rdh:Rdl - K		2
DRI	ID .	Rd, Rr	Logical AND Registers	$Rd \leftarrow Rd \bullet Rr$	Z,N,V	1
CRIT Rid, K Logical OR Register and Constant Rid - Rid Or Rid Pr Z.N.V	IDI	Rd, K	Logical AND Register and Constant	$Rd \leftarrow Rd \bullet K$	Z,N,V	1
EOR	₹	Rd, Rr	Logical OR Registers	$Rd \leftarrow Rd v Rr$	Z,N,V	1
DOM Rd	રા 💮	Rd, K	Logical OR Register and Constant	$Rd \leftarrow Rd \vee K$	Z,N,V	1
SER Rd)R	Rd, Rr	Exclusive OR Registers	$Rd \leftarrow Rd \oplus Rr$	Z,N,V	1
SBR	M	Rd	One's Complement	$Rd \leftarrow \$FF - Rd$	Z,C,N,V	1
DBR	:G	Rd	Two's Complement	$Rd \leftarrow \$00 - Rd$	Z,C,N,V,H	1
DRC	JR .	Rd,K	Set Bit(s) in Register	$Rd \leftarrow Rd v K$	Z,N,V	1
DEC	3R	Rd,K	Clear Bit(s) in Register	$Rd \leftarrow Rd \bullet (\$FF - K)$	Z,N,V	1
STT Rd	0	Rd	Increment	$Rd \leftarrow Rd + 1$	Z,N,V	1
CLR Rd	:C	Rd	Decrement	$Rd \leftarrow Rd - 1$	Z,N,V	1
SER Rid Set Register Rid Set Register Rid Set Register Rid Set Register Rid Rit Rit Rid Rit Rit	л —	Rd	Test for Zero or Minus	$Rd \leftarrow Rd \bullet Rd$	Z,N,V	1
MULL Rd, Rr Multiply Unsigned R1:R0 − Rd x Rr Z,C	.R	Rd	Clear Register	$Rd \leftarrow Rd \oplus Rd$	Z,N,V	1
MULS	:R	Rd	Set Register	Rd ← \$FF	None	1
Multiply Signed with Unsigned	JL	Rd, Rr	Multiply Unsigned	$R1:R0 \leftarrow Rd \times Rr$	Z,C	2
FMULU Rd, Rr	JLS	Rd, Rr	Multiply Signed	$R1:R0 \leftarrow Rd \times Rr$	Z,C	2
FMULS	JLSU	Rd, Rr	Multiply Signed with Unsigned	R1:R0 ← Rd x Rr	Z,C	2
FAULISU	/IUL	Rd, Rr	Fractional Multiply Unsigned	, , ,		2
RANCH INSTRUCTIONS Relative Jump R Relative Jump PC ← PC + k + 1 None N	MULS	Rd, Rr	Fractional Multiply Signed			2
RAMP	MULSU	Rd, Rr	Fractional Multiply Signed with Unsigned	$R1:R0 \leftarrow (Rd \times Rr) << 1$	Z,C	2
LIMP					1	
JMP		k	,			2
RCALL K			. , ,			2
Indirect Call to (Z)						3
CALL k Direct Subroutine Call PC ← k None RET Subroutine Return PC ← STACK None RETI Interrupt Return PC ← STACK I CPSE Rd.Rr Compare, Skip if Equal if (Rd = Rr) PC ← PC + 2 or 3 None 17. CPP Rd.Rr Compare Rd − Rr Z, N.V.C.H CPC CPC Rd,Rr Compare Negister with Immediate Rd − Rr Z, N.V.C.H CPC Rd,K Compare Register with Immediate Rd − Rr Z, N.V.C.H CPC Rd,K Compare Register with Immediate Rd − Rr Z, N.V.C.H SBRC Rr, b Skip if Bit in Register Cleared if (Rr(b)=0) PC ← PC + 2 or 3 None 1.7. SBRS Rr, b Skip if Bit in Register is Set if (Rr(b)=1) PC ← PC + 2 or 3 None 1.7. SBIS P, b Skip if Bit in VO Register is Set if (P(b)=0) PC ← PC + 2 or 3 None 1.7. SBRS 8, k Branch if Status Flag Set if (P(b)=1) PC ← PC + C + 2 or 3 None 1.7.		k				3
RETI						3
RETI		k				4
CPSE Rd,Rr Compare, Skip if Equal if (Rd = Rr) PC ← PC + 2 or 3 None 17/2 CP Rd,Rr Compare Rd − Rr Z, N,V,C,H CPC Rd,Rr Compare with Carry Rd − Rr − C Z, N,V,C,H CPI Rd,K Compare Register with Immediate Rd − K Z, N,V,C,H SBRC Rr, b Skip if Bit in Register Cleared if (Rr(b)=0) PC ← PC + 2 or 3 None 17/2 SBRS Rr, b Skip if Bit in Register Cleared if (Rr(b)=1) PC ← PC + 2 or 3 None 17/2 SBIC P, b Skip if Bit in I/O Register is Set if (R(b)=1) PC ← PC + 2 or 3 None 17/2 SBIS P, b Skip if Bit in I/O Register is Set if (P(b)=0) PC ← PC + 2 or 3 None 11/2 SBIS P, b Skip if Bit in I/O Register is Set if (P(b)=1) PC ← PC + 2 or 3 None 11/2 SBIS P, b Skip if Bit in I/O Register is Set if (P(b)=1) PC ← PC + 2 or 3 None 11/2 BRBS s, k Branch if Status Flag Set if (P(b)=1) PC ← PC + 2 or 3					None	4
CP Rd,Rr Compare Rd − Rr Z, N,V,C,H CPC Rd,Rr Compare with Carry Rd − Rr − C Z, N,V,C,H CPI Rd,K Compare Register with Immediate Rd − K Z, N,V,C,H SBRC Rr, b Skip if Bit in Register Cleared if (Rr(b)=0) PC ← PC + 2 or 3 None 1 // SBRS SBRS Rr, b Skip if Bit in Register is Set if (Rr(b)=1) PC ← PC + 2 or 3 None 1 // SBRS SBIC P, b Skip if Bit in I/O Register is Set if (P(b)=1) PC ← PC + 2 or 3 None 1 // SBRS SBIS P, b Skip if Bit in I/O Register is Set if (P(b)=1) PC ← PC + 2 or 3 None 1 // SBRS SBRS s, k Branch if Status Flag Set if (SREG(s)=1) then PC ← PC + k + 1 None 1 // SBRS SBIS s, k Branch if Status Flag Set if (SREG(s)=0) then PC ← PC + k + 1 None 1 // SBRS BBBS s, k Branch if Status Flag Set if (SREG(s)=0) then PC ← PC + k + 1 None 1 // SBRS BBCQ k Branch if Not Equal if (Z=0) then PC ← PC +		D.I.D.	•		None	4
CPC Rd,Rr Compare with Carry Rd − R − C Z, N,V,C,H CPI Rd,K Compare Register with Immediate Rd − K Z, N,V,C,H SBRC Rr, b Skip if Bit in Register Cleared if (Rr(b)=0) PC ← PC + 2 or 3 None 1 //2 SBRS Rr, b Skip if Bit in I/O Register is Set if (P(b)=0) PC ← PC + 2 or 3 None 1 //2 SBIC P, b Skip if Bit in I/O Register Cleared if (P(b)=1) PC ← PC + 2 or 3 None 1 //2 SBIS P, b Skip if Bit in I/O Register Set if (P(b)=1) PC ← PC + 2 or 3 None 1 //2 SBIS P, b Skip if Bit in I/O Register Set if (P(b)=1) PC ← PC + 2 or 3 None 1 //2 SBIS P, b Skip if Bit in I/O Register Set if (P(b)=1) PC ← PC + 2 or 3 None 1 //2 BBBS S, k Branch if Status Flag Set if (SREG(s) = 1) then PC ← PC + k + 1 None 1 //2 BRBC s, k Branch if Status Flag Set if (Z = 1) then PC ← PC + k + 1 None 1 BRCS k Branch if Carry Set				, ,		1/2/3
CPI Rd,K Compare Register with Immediate Rd – K Z, N,V,C,H SBRC Rr, b Skip if Bit in Register Cleared if (Rr(b)=0) PC ← PC + 2 or 3 None 1 // SBRS SBRS Rr, b Skip if Bit in Register is Set if (Rr(b)=1) PC ← PC + 2 or 3 None 1 // SBRS SBIC P, b Skip if Bit in I/O Register is Set if (P(b)=0) PC ← PC + 2 or 3 None 1 // SBRS SBIS P, b Skip if Bit in I/O Register is Set if (P(b)=1) PC ← PC + 2 or 3 None 1 // SBRS SBIS P, b Skip if Bit in I/O Register is Set if (P(b)=1) PC ← PC + 2 or 3 None 1 // SBRS BRS s, k Branch if Status Flag Set if (SREG(s) = 1) then PC ← PC + k + 1 None 1 // SBRS BRBC s, k Branch if Status Flag Cleared if (SREG(s) = 0) then PC ← PC + k + 1 None 1 BRBC s, k Branch if Status Flag Cleared if (Z = 1) then PC ← PC + k + 1 None 1 BRBC s, k Branch if Carry Set if (C = 1) then PC ← PC + k + 1 None 1 BRC <td></td> <td></td> <td>·</td> <td></td> <td></td> <td>1</td>			·			1
SBRC Rr, b Skip if Bit in Register Cleared if (Rr(b)=0) PC ← PC + 2 or 3 None 17/2 SBRS Rr, b Skip if Bit in Register is Set if (Rr(b)=1) PC ← PC + 2 or 3 None 17/2 SBIC P, b Skip if Bit in I/O Register Cleared if (P(b)=0) PC ← PC + 2 or 3 None 17/2 SBIS P, b Skip if Bit in I/O Register is Set if (P(b)=1) PC ← PC + 2 or 3 None 17/2 BRBS s, k Branch if Status Flag Set if (SREG(s) = 1) then PC ← PC + k + 1 None 11/2 BRBC s, k Branch if Status Flag Cleared if (SREG(s) = 0) then PC ← PC + k + 1 None 1 BREQ k Branch if Status Flag Cleared if (Z=1) then PC ← PC + k + 1 None 1 BREQ k Branch if Status Flag Cleared if (Z=1) then PC ← PC + k + 1 None 1 BRNE k Branch if Equal if (Z=1) then PC ← PC + k + 1 None 1 BRNE k Branch if Carry Cleared if (C=0) then PC ← PC + k + 1 None 1 BRC k			•			1
SBRS Rr, b Skip if Bit in Register is Set if (Rr(b)=1) PC ← PC + 2 or 3 None 1 / 2 / 2 / 3 / 3 / 3 / 3 / 3 / 3 / 3 / 3						1/2/3
SBIC P, b Skip if Bit in I/O Register Cleared if (P(b)=0) PC ← PC + 2 or 3 None 17/2 SBIS P, b Skip if Bit in I/O Register is Set if (P(b)=1) PC ← PC + 2 or 3 None 17/2 BRBS S, k Branch if Status Flag Set if (SREG(s) = 1) then PC←PC+k+1 None 1 BRBC S, k Branch if Status Flag Cleared if (SREG(s) = 0) then PC←PC+k+1 None 1 BREQ k Branch if Status Flag Cleared if (Z = 1) then PC←PC+k+1 None 1 BREQ k Branch if Status Flag Cleared if (Z = 0) then PC ←PC+k+1 None 1 BREQ k Branch if Not Equal if (Z = 0) then PC ←PC+k+1 None 1 BRNE k Branch if Not Equal if (Z = 0) then PC ←PC + k+1 None 1 BRCS k Branch if Carry Set if (C = 1) then PC ←PC + k+1 None 1 BRCC k Branch if Carry Cleared if (C = 0) then PC ←PC + k+1 None 1 BRSH k Branch if Same or Higher if (C = 0)						1/2/3
SBIS P, b Skip if Bit in I/O Register is Set if (P(b)=1) PC ← PC + 2 or 3 None 177 BRBS s, k Branch if Status Flag Set if (SREG(s) = 1) then PC←PC+k+1 None 1 BRBC s, k Branch if Status Flag Cleared if (SREG(s) = 0) then PC←PC+k+1 None 1 BRBQ k Branch if Equal if (Z = 1) then PC ← PC + k+1 None 1 BRNE k Branch if Not Equal if (Z = 0) then PC ← PC + k+1 None 1 BRCS k Branch if Carry Set if (C = 1) then PC ← PC + k+1 None 1 BRCC k Branch if Carry Cleared if (C = 0) then PC ← PC + k+1 None 1 BRSH k Branch if Same or Higher if (C = 0) then PC ← PC + k+1 None 1 BRLO k Branch if Lower if (C = 0) then PC ← PC + k+1 None 1 BRMI k Branch if Minus if (N = 1) then PC ← PC + k+1 None 1 BRPL k Branch if Greater or Equal, Signed if (N = 0) then PC ← PC + k+1						
BRBS s, k Branch if Status Flag Set if (SREG(s) = 1) then $PC \leftarrow PC + k + 1$ None 1 BRBC s, k Branch if Status Flag Cleared if (SREG(s) = 0) then $PC \leftarrow PC + k + 1$ None 1 BREQ k Branch if Equal if (Z = 1) then $PC \leftarrow PC + k + 1$ None 1 BRNE k Branch if Not Equal if (Z = 0) then $PC \leftarrow PC + k + 1$ None 1 BRCS k Branch if Carry Set if (C = 1) then $PC \leftarrow PC + k + 1$ None 1 BRCC k Branch if Carry Cleared if (C = 0) then $PC \leftarrow PC + k + 1$ None 1 BRSH k Branch if Same or Higher if (C = 0) then $PC \leftarrow PC + k + 1$ None 1 BRLO k Branch if Lower if (C = 0) then $PC \leftarrow PC + k + 1$ None 1 BRMI k Branch if Minus if (C = 1) then $PC \leftarrow PC + k + 1$ None 1 BRPL k Branch if Plus if (N = 1) then $PC \leftarrow PC + k + 1$ None 1 BRGE k Branch if Greater or Equal, Signed if (N = 0) then $PC \leftarrow PC + k + 1$ None 1 BRHS k Branch if Lower If (N = 0) then $PC \leftarrow PC + k + 1$ None 1 BRHC k Branch if Lower If (N = 0) then $PC \leftarrow PC + k + 1$ None 1 BRHS k Branch if Greater or Equal, Signed If (N = V = 0) then $PC \leftarrow PC + k + 1$ None 1 BRHS k Branch if Less Than Zero, Signed If (N = V = 0) then $PC \leftarrow PC + k + 1$ None 1 BRHS k Branch if Half Carry Flag Set If (H = 1) then $PC \leftarrow PC + k + 1$ None 1 BRTS k Branch if T Flag Set If (T = 0) then $PC \leftarrow PC + k + 1$ None 1						1/2/3
BRBCs, kBranch if Status Flag Clearedif (SREG(s) = 0) then PC←PC+k+1None1BREQkBranch if Equalif (Z = 1) then PC ← PC + k + 1None1BRNEkBranch if Not Equalif (Z = 0) then PC ← PC + k + 1None1BRCSkBranch if Carry Setif (C = 1) then PC ← PC + k + 1None1BRCCkBranch if Carry Clearedif (C = 0) then PC ← PC + k + 1None1BRSHkBranch if Same or Higherif (C = 0) then PC ← PC + k + 1None1BRLOkBranch if Lowerif (C = 1) then PC ← PC + k + 1None1BRMIkBranch if Minusif (N = 1) then PC ← PC + k + 1None1BRPLkBranch if Plusif (N = 0) then PC ← PC + k + 1None1BRGEkBranch if Greater or Equal, Signedif (N = 0) then PC ← PC + k + 1None1BRLTkBranch if Less Than Zero, Signedif (N ⊕ V = 0) then PC ← PC + k + 1None1BRHSkBranch if Half Carry Flag Setif (H = 1) then PC ← PC + k + 1None1BRTSkBranch if T Flag Setif (T = 1) then PC ← PC + k + 1None1BRTCkBranch if T Flag Clearedif (T = 0) then PC ← PC + k + 1None1						1/2/3
BREQ k Branch if Equal if (Z = 1) then PC ← PC + k + 1 None 1 BRNE k Branch if Not Equal if (Z = 0) then PC ← PC + k + 1 None 1 BRCS k Branch if Carry Set if (C = 1) then PC ← PC + k + 1 None 1 BRCC k Branch if Carry Cleared if (C = 0) then PC ← PC + k + 1 None 1 BRSH k Branch if Same or Higher if (C = 0) then PC ← PC + k + 1 None 1 BRLO k Branch if Lower if (C = 1) then PC ← PC + k + 1 None 1 BRMI k Branch if Minus if (N = 1) then PC ← PC + k + 1 None 1 BRPL k Branch if Plus if (N = 0) then PC ← PC + k + 1 None 1 BRGE k Branch if Greater or Equal, Signed if (N ⊕ V = 0) then PC ← PC + k + 1 None 1 BRLT k Branch if Less Than Zero, Signed if (N ⊕ V = 1) then PC ← PC + k + 1 None 1 BRHS k Branch if Half Carry Flag Set if (H = 1) then PC ← PC + k + 1			0			1/2
BRNEkBranch if Not Equalif $(Z=0)$ then $PC \leftarrow PC + k + 1$ None1BRCSkBranch if Carry Setif $(C=1)$ then $PC \leftarrow PC + k + 1$ None1BRCCkBranch if Carry Clearedif $(C=0)$ then $PC \leftarrow PC + k + 1$ None1BRSHkBranch if Same or Higherif $(C=0)$ then $PC \leftarrow PC + k + 1$ None1BRLOkBranch if Lowerif $(C=1)$ then $PC \leftarrow PC + k + 1$ None1BRMIkBranch if Minusif $(N=1)$ then $PC \leftarrow PC + k + 1$ None1BRPLkBranch if Plusif $(N=0)$ then $PC \leftarrow PC + k + 1$ None1BRGEkBranch if Greater or Equal, Signedif $(N=0)$ then $PC \leftarrow PC + k + 1$ None1BRLTkBranch if Less Than Zero, Signedif $(N=0)$ then $PC \leftarrow PC + k + 1$ None1BRHSkBranch if Half Carry Flag Setif $(N=0)$ then $PC \leftarrow PC + k + 1$ None1BRHCkBranch if T Flag Setif $(N=0)$ then $PC \leftarrow PC + k + 1$ None1BRTSkBranch if T Flag Setif $(T=0)$ then $PC \leftarrow PC + k + 1$ None1BRTCkBranch if T Flag Clearedif $(T=0)$ then $PC \leftarrow PC + k + 1$ None1		·				1/2
BRCSkBranch if Carry Setif (C = 1) then PC \leftarrow PC + k + 1None1BRCCkBranch if Carry Clearedif (C = 0) then PC \leftarrow PC + k + 1None1BRSHkBranch if Same or Higherif (C = 0) then PC \leftarrow PC + k + 1None1BRLOkBranch if Lowerif (C = 1) then PC \leftarrow PC + k + 1None1BRMIkBranch if Minusif (N = 1) then PC \leftarrow PC + k + 1None1BRPLkBranch if Plusif (N = 0) then PC \leftarrow PC + k + 1None1BRGEkBranch if Greater or Equal, Signedif (N \oplus V = 0) then PC \leftarrow PC + k + 1None1BRLTkBranch if Less Than Zero, Signedif (N \oplus V = 1) then PC \leftarrow PC + k + 1None1BRHSkBranch if Half Carry Flag Setif (H = 1) then PC \leftarrow PC + k + 1None1BRTSkBranch if T Flag Setif (H = 0) then PC \leftarrow PC + k + 1None1BRTCkBranch if T Flag Clearedif (T = 0) then PC \leftarrow PC + k + 1None1			·			1/2
BRCCkBranch if Carry Clearedif (C = 0) then PC \leftarrow PC + k + 1None1BRSHkBranch if Same or Higherif (C = 0) then PC \leftarrow PC + k + 1None1BRLOkBranch if Lowerif (C = 1) then PC \leftarrow PC + k + 1None1BRMIkBranch if Minusif (N = 1) then PC \leftarrow PC + k + 1None1BRPLkBranch if Plusif (N = 0) then PC \leftarrow PC + k + 1None1BRGEkBranch if Greater or Equal, Signedif (N \oplus V = 0) then PC \leftarrow PC + k + 1None1BRLTkBranch if Less Than Zero, Signedif (N \oplus V = 1) then PC \leftarrow PC + k + 1None1BRHSkBranch if Half Carry Flag Setif (H = 1) then PC \leftarrow PC + k + 1None1BRTSkBranch if T Flag Setif (H = 0) then PC \leftarrow PC + k + 1None1BRTCkBranch if T Flag Clearedif (T = 1) then PC \leftarrow PC + k + 1None1			·	,		1/2
BRSHkBranch if Same or Higherif (C = 0) then PC \leftarrow PC + k + 1None1BRLOkBranch if Lowerif (C = 1) then PC \leftarrow PC + k + 1None1BRMIkBranch if Minusif (N = 1) then PC \leftarrow PC + k + 1None1BRPLkBranch if Plusif (N = 0) then PC \leftarrow PC + k + 1None1BRGEkBranch if Greater or Equal, Signedif (N \oplus V = 0) then PC \leftarrow PC + k + 1None1BRLTkBranch if Less Than Zero, Signedif (N \oplus V = 1) then PC \leftarrow PC + k + 1None1BRHSkBranch if Half Carry Flag Setif (H = 1) then PC \leftarrow PC + k + 1None1BRHCkBranch if T Flag Setif (H = 0) then PC \leftarrow PC + k + 1None1BRTSkBranch if T Flag Setif (T = 1) then PC \leftarrow PC + k + 1None1BRTCkBranch if T Flag Clearedif (T = 0) then PC \leftarrow PC + k + 1None1	1		-	` '		1/2
BRLOkBranch if Lowerif (C = 1) then PC \leftarrow PC + k + 1None1BRMIkBranch if Minusif (N = 1) then PC \leftarrow PC + k + 1None1BRPLkBranch if Plusif (N = 0) then PC \leftarrow PC + k + 1None1BRGEkBranch if Greater or Equal, Signedif (N \oplus V = 0) then PC \leftarrow PC + k + 1None1BRLTkBranch if Less Than Zero, Signedif (N \oplus V = 1) then PC \leftarrow PC + k + 1None1BRHSkBranch if Half Carry Flag Setif (H = 1) then PC \leftarrow PC + k + 1None1BRHCkBranch if Half Carry Flag Clearedif (H = 0) then PC \leftarrow PC + k + 1None1BRTSkBranch if T Flag Setif (T = 1) then PC \leftarrow PC + k + 1None1BRTCkBranch if T Flag Clearedif (T = 0) then PC \leftarrow PC + k + 1None1			•	,		1/2
BRMIkBranch if Minusif (N = 1) then $PC \leftarrow PC + k + 1$ None1BRPLkBranch if Plusif (N = 0) then $PC \leftarrow PC + k + 1$ None1BRGEkBranch if Greater or Equal, Signedif (N \oplus V = 0) then $PC \leftarrow PC + k + 1$ None1BRLTkBranch if Less Than Zero, Signedif (N \oplus V = 1) then $PC \leftarrow PC + k + 1$ None1BRHSkBranch if Half Carry Flag Setif (H = 1) then $PC \leftarrow PC + k + 1$ None1BRHCkBranch if Half Carry Flag Clearedif (H = 0) then $PC \leftarrow PC + k + 1$ None1BRTSkBranch if T Flag Setif (T = 1) then $PC \leftarrow PC + k + 1$ None1BRTCkBranch if T Flag Clearedif (T = 0) then $PC \leftarrow PC + k + 1$ None1			· ·			1/2
BRPLkBranch if Plusif (N = 0) then PC \leftarrow PC + k + 1None1BRGEkBranch if Greater or Equal, Signedif (N \oplus V = 0) then PC \leftarrow PC + k + 1None1BRLTkBranch if Less Than Zero, Signedif (N \oplus V = 1) then PC \leftarrow PC + k + 1None1BRHSkBranch if Half Carry Flag Setif (H = 1) then PC \leftarrow PC + k + 1None1BRHCkBranch if Half Carry Flag Clearedif (H = 0) then PC \leftarrow PC + k + 1None1BRTSkBranch if T Flag Setif (T = 1) then PC \leftarrow PC + k + 1None1BRTCkBranch if T Flag Clearedif (T = 0) then PC \leftarrow PC + k + 1None1				, , , ,		1/2
BRGEkBranch if Greater or Equal, Signedif $(N \oplus V = 0)$ then $PC \leftarrow PC + k + 1$ None1BRLTkBranch if Less Than Zero, Signedif $(N \oplus V = 1)$ then $PC \leftarrow PC + k + 1$ None1BRHSkBranch if Half Carry Flag Setif $(H = 1)$ then $PC \leftarrow PC + k + 1$ None1BRHCkBranch if Half Carry Flag Clearedif $(H = 0)$ then $PC \leftarrow PC + k + 1$ None1BRTSkBranch if T Flag Setif $(T = 1)$ then $PC \leftarrow PC + k + 1$ None1BRTCkBranch if T Flag Clearedif $(T = 0)$ then $PC \leftarrow PC + k + 1$ None1						1/2
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	1					1/2
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			1 7 0			1/2
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$,		1/2
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$						1/2
BRTC k Branch if T Flag Cleared if $(T = 0)$ then $PC \leftarrow PC + k + 1$ None 1						1/2
			<u> </u>			1/2
BRVS k Branch if Overflow Flag is Set if $(V = 1)$ then PC \leftarrow PC + k + 1 None 1		k	Branch if Overflow Flag is Set	if $(V = 1)$ then $PC \leftarrow PC + k + 1$	None	1/2
			,			1/2





Instruction Set Summary (Continued)

Mnemonics	Operands	Description	Operation	Flags	#Clocks
BRIE	k	Branch if Interrupt Enabled	if (I = 1) then PC ← PC + k + 1	None	1/2
BRID	k	Branch if Interrupt Disabled	if (I = 0) then $PC \leftarrow PC + k + 1$	None	1/2
DATA TRANSFER II	***	Brailer i i interrupt Biodarea		110110	.,_
MOV	Rd, Rr	Move Between Registers	Rd ← Rr	None	1
MOVW	Rd, Rr	Copy Register Word	Rd+1:Rd ← Rr+1:Rr	None	1
LDI	Rd, K	Load Immediate	$Rd \leftarrow K$	None	1
LD	Rd, X	Load Indirect	$Rd \leftarrow (X)$	None	2
LD	Rd, X+	Load Indirect and Post-Inc.	$Rd \leftarrow (X), X \leftarrow X + 1$	None	2
LD	Rd, - X	Load Indirect and Pre-Dec.	$X \leftarrow X - 1$, $Rd \leftarrow (X)$	None	2
LD	Rd, Y	Load Indirect	$Rd \leftarrow (Y)$	None	2
LD	Rd, Y+	Load Indirect and Post-Inc.	$Rd \leftarrow (Y), Y \leftarrow Y + 1$	None	2
LD	Rd, - Y	Load Indirect and Pre-Dec.	$Y \leftarrow Y - 1$, $Rd \leftarrow (Y)$	None	2
LDD	Rd,Y+q	Load Indirect with Displacement	$Rd \leftarrow (Y + q)$	None	2
LD	Rd, Z	Load Indirect	$Rd \leftarrow (Z)$	None	2
LD	Rd, Z+	Load Indirect and Post-Inc.	$Rd \leftarrow (Z), Z \leftarrow Z+1$	None	2
LD	Rd, -Z	Load Indirect and Pre-Dec.	$Z \leftarrow Z - 1$, Rd \leftarrow (Z)	None	2
LDD	Rd, Z+q	Load Indirect with Displacement	$Rd \leftarrow (Z + q)$	None	2
LDS	Rd, k	Load Direct from SRAM	Rd ← (k)	None	2
ST	X, Rr	Store Indirect	(X) ← Rr	None	2
ST	X+, Rr	Store Indirect and Post-Inc.	$(X) \leftarrow Rr, X \leftarrow X + 1$	None	2
ST ST	- X, Rr Y, Rr	Store Indirect and Pre-Dec.	$X \leftarrow X - 1, (X) \leftarrow Rr$	None	2
ST	Y+, Rr	Store Indirect Store Indirect and Post-Inc.	$(Y) \leftarrow Rr$ $(Y) \leftarrow Rr, Y \leftarrow Y + 1$	None None	2
ST	- Y, Rr	Store Indirect and Pre-Dec.	$Y \leftarrow Y - 1, (Y) \leftarrow Rr$	None	2
STD	Y+q,Rr	Store Indirect and Fre-Dec. Store Indirect with Displacement	$(Y + q) \leftarrow Rr$	None	2
ST	Z, Rr	Store Indirect	(Z) ← Rr	None	2
ST	Z+, Rr	Store Indirect and Post-Inc.	$(Z) \leftarrow Rr, Z \leftarrow Z + 1$	None	2
ST	-Z, Rr	Store Indirect and Pre-Dec.	$Z \leftarrow Z - 1$, $(Z) \leftarrow Rr$	None	2
STD	Z+q,Rr	Store Indirect with Displacement	$(Z+q) \leftarrow Rr$	None	2
STS	k, Rr	Store Direct to SRAM	(k) ← Rr	None	2
LPM		Load Program Memory	R0 ← (Z)	None	3
LPM	Rd, Z	Load Program Memory	$Rd \leftarrow (Z)$	None	3
LPM	Rd, Z+	Load Program Memory and Post-Inc	$Rd \leftarrow (Z), Z \leftarrow Z+1$	None	3
ELPM		Extended Load Program Memory	$R0 \leftarrow (RAMPZ:Z)$	None	3
ELPM	Rd, Z	Extended Load Program Memory	$Rd \leftarrow (RAMPZ:Z)$	None	3
ELPM	Rd, Z+	Extended Load Program Memory and Post-Inc	$Rd \leftarrow (RAMPZ:Z), RAMPZ:Z \leftarrow RAMPZ:Z+1$	None	3
SPM		Store Program Memory	(Z) ← R1:R0	None	-
IN	Rd, P	In Port	Rd ← P	None	1
OUT	P, Rr	Out Port	P ← Rr	None	1
PUSH	Rr	Push Register on Stack	STACK ← Rr	None	2
POP	Rd	Pop Register from Stack	Rd ← STACK	None	2
BIT AND BIT-TEST I	1	Oct Bit in 1/O Benister	I/O/D by 4	I None	
SBI	P,b	Set Bit in I/O Register	I/O(P,b) ← 1	None	2
CBI LSL	P,b Rd	Clear Bit in I/O Register	$I/O(P,b) \leftarrow 0$	None	1
	Rd	Logical Shift Left Logical Shift Right	$Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0$	Z,C,N,V Z,C,N,V	
LSR ROL	Rd	Rotate Left Through Carry	$Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0$ $Rd(0) \leftarrow C, Rd(n+1) \leftarrow Rd(n), C \leftarrow Rd(7)$	Z,C,N,V	1
ROR	Rd	Rotate Right Through Carry	$Rd(7)\leftarrow C,Rd(n)\leftarrow Rd(n+1),C\leftarrow Rd(0)$ $Rd(7)\leftarrow C,Rd(n)\leftarrow Rd(n+1),C\leftarrow Rd(0)$	Z,C,N,V	1
ASR	Rd	Arithmetic Shift Right	$Rd(n) \leftarrow Rd(n+1), n=06$	Z,C,N,V	1
SWAP	Rd	Swap Nibbles	$Rd(30) \leftarrow Rd(74), Rd(74) \leftarrow Rd(30)$	None	1
BSET	s	Flag Set	SREG(s) ← 1	SREG(s)	1
BCLR	s	Flag Clear	$SREG(s) \leftarrow 0$	SREG(s)	1
BST	Rr, b	Bit Store from Register to T	$T \leftarrow Rr(b)$	T	1
BLD	Rd, b	Bit load from T to Register	Rd(b) ← T	None	1
SEC		Set Carry	C ← 1	С	1
CLC		Clear Carry	C ← 0	С	1
SEN		Set Negative Flag	N ← 1	N	1
CLN		Clear Negative Flag	N ← 0	N	1
SEZ		Set Zero Flag	Z ← 1	Z	1
CLZ		Clear Zero Flag	Z ← 0	Z	1
SEI		Global Interrupt Enable	1←1	1	1
CLI		Global Interrupt Disable	1 ← 0	I	1
SES		Set Signed Test Flag	S ← 1	S	1
CLS		Clear Signed Test Flag	S ← 0	S	1 1

Instruction Set Summary (Continued)

Mnemonics	Operands	Description	Operation	Flags	#Clocks
SEV		Set Twos Complement Overflow.	V ← 1	V	1
CLV		Clear Twos Complement Overflow	V ← 0	V	1
SET		Set T in SREG	T ← 1	Т	1
CLT		Clear T in SREG	T ← 0	Т	1
SEH		Set Half Carry Flag in SREG	H ← 1	Н	1
CLH		Clear Half Carry Flag in SREG	H ← 0	Н	1
MCU CONTROL IN	NSTRUCTIONS				
NOP		No Operation		None	1
SLEEP		Sleep	(see specific descr. for Sleep function)	None	1
WDR		Watchdog Reset	(see specific descr. for WDR/timer)	None	1
BREAK		Break	For On-chip Debug Only	None	N/A





Ordering Information


Speed (MHz)	Power Supply	Ordering Code	Package	Operation Range
8	2.7 - 5.5V	ATmega128L-8AC	64A	Commercial (0°C to 70°C)
		ATmega128L-8AI	64A	Industrial (-40°C to 85°C)
16	4.5 - 5.5V	ATmega128-16AC	64A	Commercial (0°C to 70°C)
		ATmega128-16AI	64A	Industrial (-40°C to 85°C)


	Package Type
64A	64-Lead, Thin (1.0 mm) Plastic Gull Wing Quad Flat Package (TQFP)

Packaging Information

64A

64-lead, Thin (1.0 mm) Plastic Quad Flat Package (TQFP), 14x14mm body, 2.0mm footprint, 0.8mm pitch. Dimensions in Millimeters and (Inches)*
JEDEC STANDARD MS-026 AEB





*Controlliing dimension: millimeter

REV. A 04/11/2001





Atmel Headquarters

Corporate Headquarters 2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 441-0311 FAX 1(408) 487-2600

Europe

Atmel SarL Route des Arsenaux 41 Casa Postale 80 CH-1705 Fribourg Switzerland TEL (41) 26-426-5555 FAX (41) 26-426-5500

Asia

Atmel Asia, Ltd. Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimhatsui East Kowloon Hong Kong TEL (852) 2721-9778 FAX (852) 2722-1369

Japan

Atmel Japan K.K. 9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan TEL (81) 3-3523-3551 FAX (81) 3-3523-7581

Atmel Operations

Memory

Atmel Corporate 2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 436-4270 FAX 1(408) 436-4314

Microcontrollers

Atmel Corporate 2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 436-4270 FAX 1(408) 436-4314

Atmel Nantes La Chantrerie BP 70602 44306 Nantes Cedex 3, France TEL (33) 2-40-18-18-18 FAX (33) 2-40-18-19-60

ASIC/ASSP/Smart Cards

Atmel Rousset Zone Industrielle 13106 Rousset Cedex, France TEL (33) 4-42-53-60-00 FAX (33) 4-42-53-60-01

Atmel Colorado Springs 1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TEL 1(719) 576-3300 FAX 1(719) 540-1759

Atmel Smart Card ICs Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland TEL (44) 1355-803-000 FAX (44) 1355-242-743 RF/Automotive
Atmel Heilbronn
Theresienstrasse 2
Postfach 3535
74025 Heilbronn, Germany
TEL (49) 71-31-67-0
FAX (49) 71-31-67-2340

Atmel Colorado Springs 1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TEL 1(719) 576-3300 FAX 1(719) 540-1759

Biometrics/Imaging/Hi-Rel MPU/ High Speed Converters/RF Datacom Atmel Grenoble Avenue de Rochepleine BP 123 38521 Saint-Egreve Cedex, France TEL (33) 4-76-58-30-00 FAX (33) 4-76-58-34-80

e-mail literature@atmel.com

Web Site http://www.atmel.com

© Atmel Corporation 2002.

Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

ATMEL®, AVR® and AVR Studio® are the registered trademarks of Atmel.

Microsoft®, Windows® and Windows NT® are the registered trademarks of Microsoft Corporation.

Other terms and product names may be the trademarks of others.

