













DRV8320, DRV8320R DRV8323, DRV8323R

ZHCSG01C - FEBRUARY 2017 - REVISED AUGUST 2018

DRV832x 6V 至 60V 三相智能栅极驱动器

1 特性

- 三个半桥栅极驱动器
 - 可驱动 3 个高侧和 3 个低侧 N 沟道 MOSFET (NMOS)
- 智能栅极驱动架构
 - 可调转换率控制
 - 10mA 至 1A 峰值拉电流
 - 20mA 至 2A 峰值灌电流
- 集成栅极驱动器电源
 - 支持 100% PWM 占空比
 - 高侧电荷泵
 - 低侧线性稳压器
- 6V 至 60V 工作电压范围
- 可选集成式降压稳压器
 - LMR16006X SIMPLE SWITCHER®
 - 4V 至 60V 工作电压范围
 - 0.8V 至 60V、600mA 输出能力
- 三个可选集成式电流检测放大器 (CSA)
 - 可调增益(5、10、20、40 V/V)
 - 双向或单向支持
- 提供有 SPI 和硬件接口
- 6x、3x、1x 和独立的 PWM 模式
- 支持 1.8V、3.3V 和 5V 逻辑输入
- 低功耗睡眠模式 (12µA)
- 3.3V、30mA 线性稳压器
- 紧凑型 QFN 封装和尺寸
- 采用电源块的高效系统设计
- 集成式保护 特性
 - VM 欠压闭锁 (UVLO)
 - 电荷泵欠压 (CPUV)
 - MOSFET 过流保护 (OCP)
 - 栅极驱动器故障 (GDF)
 - 热警告和热关断 (OTW/OTSD)
 - 故障状态指示器 (nFAULT)

2 应用

- 无刷直流 (BLDC) 电机模块和 PMSM
- 风扇、泵和伺服驱动器
- 电动自行车、电动踏板车和电动汽车
- 无线园艺工具和电动工具、割草机
- 无线真空吸尘器
- 无人机、机器人和遥控玩具
- 工业和物流机器人

3 说明

压稳压器。

DRV832x 系列器件是适用于三相 应用的集成式栅极驱动器。这些器件具有三个半桥栅极驱动器,每个驱动器都能够驱动高侧和低侧 N 沟道功率 MOSFET。

DRV832x 使用集成电荷泵为高侧 MOSFET 生成合适的栅极驱动电压,并使用线性稳压器为低侧 MOSFET 生成合适的栅极驱动电压。此智能栅极驱动架构支持高达 1A 的峰值栅极驱动拉电流和 2A 的峰值栅极驱动灌电流。DRV832x 可由单个电源供电,并支持适用于栅极驱动器的 6V 至 60V,以及适用于可选降压稳压器的4V 至 60V 宽输入电源范围。

6x、3x、1x 和独立输入 PWM 模式可简化与控制器电路的连接。栅极驱动器和器件的配置设置具有高度可配置性,可通过 SPI 或硬件 (H/W) 接口实现。DRV8323和 DRV8323R 器件集成了三个低侧电流检测放大器,可在驱动级的全部三个相位上进行双向电流检测。DRV8320R 和 DRV8323R 器件集成了一个 600mA 降


提供了低功耗睡眠模式,以通过关断大部分的内部电路实现较低的静态电流消耗。针对欠压锁定、电荷泵故障、MOSFET 过流、MOSFET 短路、栅极驱动器故障和过热等情况,提供内部保护功能。故障状况及故障详情可通过 SPI 器件型号的器件寄存器显示在 nFAULT引脚上。

器件信息⁽¹⁾

	器件型号	封装	封装尺寸 (标称值)
	DRV8320	WQFN (32)	5.00mm × 5.00mm
	DRV8320R	VQFN (40)	6.00mm × 6.00mm
	DRV8323	WQFN (40)	6.00mm × 6.00mm
Ī	DRV8323R	VQFN (48)	7.00mm × 7.00mm

(1) 如需了解所有可用封装,请参阅数据表末尾的可订购产品附录。

简化原理图



Copyright © 2017, Texas Instruments Incorporated



_	\Rightarrow
_	ملب
_	w

1	特性 1		8.6 Register Maps	53
2	应用 1	9	Application and Implementation	61
3	说明1		9.1 Application Information	61
4	修订历史记录 2		9.2 Typical Application	61
5	Device Comparison Table 4	10	Power Supply Recommendations	7 0
6	Pin Configuration and Functions 4		10.1 Bulk Capacitance Sizing	70
7	Specifications11	11	Layout	<mark>7</mark> 1
•	7.1 Absolute Maximum Ratings		11.1 Layout Guidelines	71
	7.2 ESD Ratings		11.2 Layout Example	72
	7.3 Recommended Operating Conditions	12	器件和文档支持	<mark>73</mark>
	7.4 Thermal Information		12.1 器件支持	73
	7.5 Electrical Characteristics		12.2 文档支持	73
	7.6 SPI Timing Requirements		12.3 相关链接	73
	7.7 Typical Characteristics		12.4 接收文档更新通知	74
8	Detailed Description21		12.5 社区资源	74
•	8.1 Overview		12.6 商标	
	8.2 Functional Block Diagram22		12.7 静电放电警告	
	8.3 Feature Description		12.8 术语表	74
	8.4 Device Functional Modes	13	机械、封装和可订购信息	74
	8.5 Programming			

4 修订历史记录

注: 之前版本的页码可能与当前版本有所不同。

CI	nanges from Revision B (December 2017) to Revision C	Page
•	已更改 更改了应用	1
•	Updated input labels for the INLx and INHx signals in the Layout Example imags	<mark>72</mark>
•	已添加 在器件命名规则 部分的图像中添加了 DRV835x 器件选项	73
CI	nanges from Revision A (April 2017) to Revision B	Page
•	已更改 在"特性"中将低功耗睡眠模式电源电流从最大值 (20µА) 更改成了典型值 (12µА)	1
•	已更改 更改了 <i>应用</i>	1
•	Changed the GAIN value from 45 k Ω to 47 k Ω in the test condition of the amplifier gain for the H/W device in the	
	Electrical Characteristics table	
•	Deleted t _{EN_nSCS} from the SPI Slave Mode Timing Diagram	18
•	Added a note to the Synchronous 1x PWM Mode to define !PWM	31
•	Updated the Auto Offset Calibration section	44
•	Updated the V _{DS} Latched Shutdown and V _{DS} Automatic Retry sections	48
•	Updated the Sleep Mode section	<mark>50</mark>
•	Changed the address listed in the title for the Gate Drive LS Register section to the correct register address, 0x04	58
•	已更改 the maximum Q_{α} value for both trapezoidal and sinusoidal commutation the V_{VM} = 8 V example of the	
	Detailed Design Procedure	63
•	已更改 I _{DRIVEP} and I _{DRIVEN} equations in the <i>IDRIVE Configuration</i> section	64





CI	hanges from Original (February 2017) to Revision A	Page
•	Changed the test condition for the I _{BIAS} parameter in the <i>Electrical Characteristics</i> table	16
•	Changed the GHx values in the 3x PWM Mode Truth Table	31
•	Changed the calibration description and added auto calibration feature description	44




5 Device Comparison Table

DEVICE	VARIANT ⁽¹⁾	CURRENT SENSE AMPLIFIERS	BUCK REGULATOR ⁽¹⁾	INTERFACE ⁽¹⁾
DRV8320	DRV8320H		None	Hardware
DRV6320	DRV8320S		None	SPI
DD\/0220D	DRV8320RH	0	600 mA	Hardware
DRV8320R	DRV8320RS			SPI
DRV8323	DRV8323H		None	Hardware
DRV6323	DRV8323S	3	None	SPI
DRV8323R	DRV8323RH	3	000 1	Hardware
DKV6323K	DRV8323RS		600 mA	SPI

⁽¹⁾ For more information on the device name and device options, see the 器件命名规则 section. For additional details, see the Architecture for Brushless-DC Gate Drive Systems application report.

6 Pin Configuration and Functions



Pin Functions—32-Pin DRV8320 Devices

	PIN			
NAME	N	0.	TYPE ⁽¹⁾	DESCRIPTION
NAME	DRV8320H	DRV8320S		
AGND	23	23	PWR	Device analog ground. Connect to system ground.
CPH	1	1	PWR	Charge pump switching node. Connect a X5R or X7R, 47-nF, VM-rated ceramic capacitor between the CPH and CPL pins.
CPL	32	32	PWR	Charge pump switching node. Connect a X5R or X7R, 47-nF, VM-rated ceramic capacitor between the CPH and CPL pins.
DVDD	24	24	PWR	3.3-V internal regulator output. Connect a X5R or X7R, 1-µF, 6.3-V ceramic capacitor between the DVDD and AGND pins. This regulator can source up to 30 mA externally.
ENABLE	22	22	1	Gate driver enable. When this pin is logic low the device goes to a low-power sleep mode. An 8 to 40-µs pulse can be used to reset fault conditions.
GHA	5	5	0	High-side gate driver output. Connect to the gate of the high-side power MOSFET.
GHB	12	12	0	High-side gate driver output. Connect to the gate of the high-side power MOSFET.
GHC	13	13	0	High-side gate driver output. Connect to the gate of the high-side power MOSFET.

⁽¹⁾ PWR = power, I = input, O = output, NC = no connection, OD = open-drain output




Pin Functions—32-Pin DRV8320 Devices (continued)


	PIN				
	NO.		TYPE(1)	DESCRIPTION	
NAME	DRV8320H	DRV8320S	+		
GLA	7	7	0	Low-side gate driver output. Connect to the gate of the low-side power MOSFET.	
GLB	10	10	0	Low-side gate driver output. Connect to the gate of the low-side power MOSFET.	
GLC	15	15	0	Low-side gate driver output. Connect to the gate of the low-side power MOSFET.	
IDRIVE	19	_	I	Gate drive output current setting. This pin is a 7 level input pin set by an external resistor.	
INHA	25	25	I	High-side gate driver control input. This pin controls the output of the high-side gate driver.	
INHB	27	27	1	High-side gate driver control input. This pin controls the output of the high-side gate driver.	
INHC	29	29	I	High-side gate driver control input. This pin controls the output of the high-side gate driver.	
INLA	26	26	I	Low-side gate driver control input. This pin controls the output of the low-side gate driver.	
INLB	28	28	I	Low-side gate driver control input. This pin controls the output of the low-side gate driver.	
INLC	30	30	I	Low-side gate driver control input. This pin controls the output of the low-side gate driver.	
MODE	18	_	I	PWM input mode setting. This pin is a 4 level input pin set by an external resistor.	
NC	21	_	NC	No internal connection. This pin can be left floating or connected to system ground.	
nFAULT	17	17	OD	Fault indicator output. This pin is pulled logic low during a fault condition and requires an external pullup resistor.	
nSCS	_	21	- 1	Serial chip select. A logic low on this pin enables serial interface communication.	
PGND	31	31	PWR	Device power ground. Connect to system ground.	
SCLK	_	20	- 1	Serial clock input. Serial data is shifted out and captured on the corresponding rising and falling edge on this pin.	
SDI	_	19	- 1	Serial data input. Data is captured on the falling edge of the SCLK pin.	
SDO	_	18	OD	Serial data output. Data is shifted out on the rising edge of the SCLK pin. This pin requires an external pullup resistor.	
SHA	6	6	1	High-side source sense input. Connect to the high-side power MOSFET source.	
SHB	11	11	1	High-side source sense input. Connect to the high-side power MOSFET source.	
SHC	14	14	1	High-side source sense input. Connect to the high-side power MOSFET source.	
SLA	8	8	- 1	Low-side source sense input. Connect to the low-side power MOSFET source.	
SLB	9	9	- 1	Low-side source sense input. Connect to the low-side power MOSFET source.	
SLC	16	16	I	Low-side source sense input. Connect to the low-side power MOSFET source.	
VCP	2	2	PWR	Charge pump output. Connect a X5R or X7R, 1-µF, 16-V ceramic capacitor between the VCP and VM pins.	
VDRAIN	4	4	I	High-side MOSFET drain sense input. Connect to the common point of the MOSFET drains.	
VDS	20	_	I	VDS monitor trip point setting. This pin is a 7 level input pin set by an external resistor.	
VM	3	3	PWR	Gate driver power supply input. Connect to the bridge power supply. Connect a X5R or X7R, 0.1-µF, VM-rated ceramic and greater then or equal to 10-uF local capacitance between the VM and PGND pins.	
Thermal Pa	ad		PWR	Must be connected to ground	



DRV8320RH RHA Package 40-Pin VQFN With Exposed Thermal Pad Top View

DRV8320RS RHA Package 40-Pin VQFN With Exposed Thermal Pad Top View





Pin Functions—40-Pin DRV8320R Devices

	PIN					
	NO.		TYPE(1)	DESCRIPTION		
NAME	DRV8320RH	DRV8320RS				
AGND	26	26	PWR	Device analog ground. Connect to system ground.		
BGND	34	34	PWR	Buck regulator ground. Connect to system ground.		
СВ	35	35	PWR	Buck regulator bootstrap input. Connect a X5R or X7R, 0.1-µF, 16-V, capacitor between the CB and SW pins.		
CPH	3	3	PWR	Charge pump switching node. Connect a X5R or X7R, 47-nF, VM-rated ceramic capacitor between the CPH and CPL pins.		
CPL	2	2	PWR	Charge pump switching node. Connect a X5R or X7R, 47-nF, VM-rated ceramic capacitor between the CPH and CPL pins.		
DVDD	27	27	PWR	3.3-V internal regulator output. Connect a X5R or X7R, 1-µF, 6.3-V ceramic capacitor between the DVDD and AGND pins. This regulator can source up to 30 mA externally.		
ENABLE	25	25	1	Gate driver enable. When this pin is logic low the device goes to a low-power sleep mode. An 8 to 40-µs low pulse can be used to reset fault conditions.		
FB	40	40	I	Buck feedback input. A resistor divider from the buck post inductor output to this pin sets the buck output voltage.		
GHA	7	7	0	High-side gate driver output. Connect to the gate of the high-side power MOSFET.		
GHB	14	14	0	High-side gate driver output. Connect to the gate of the high-side power MOSFET.		
GHC	15	15	0	High-side gate driver output. Connect to the gate of the high-side power MOSFET.		
GLA	9	9	0	Low-side gate driver output. Connect to the gate of the low-side power MOSFET.		
GLB	12	12	0	Low-side gate driver output. Connect to the gate of the low-side power MOSFET.		
GLC	17	17	0	Low-side gate driver output. Connect to the gate of the low-side power MOSFET.		
GND	19	19	PWR	Device ground. Connect to system ground.		
IDRIVE	22	_	I	Gate drive output current setting. This pin is a 7 level input pin set by an external resistor.		
INHA	28	28	I	High-side gate driver control input. This pin controls the output of the high-side gate driver.		
INHB	30	30	I	High-side gate driver control input. This pin controls the output of the high-side gate driver.		
INHC	32	32	I	High-side gate driver control input. This pin controls the output of the high-side gate driver.		
INLA	29	29	I	Low-side gate driver control input. This pin controls the output of the low-side gate driver.		
INLB	31	31	I	Low-side gate driver control input. This pin controls the output of the low-side gate driver.		
INLC	33	33	I	Low-side gate driver control input. This pin controls the output of the low-side gate driver.		
MODE	21		I	PWM input mode setting. This pin is a 4 level input pin set by an external resistor.		
NC	24	_	NC	No internal connection. This pin can be left floating or connected to system ground.		
NC	37	37	NC	No internal connection. This pin can be left floating or connected to system ground.		
nFAULT	20	20	OD	Fault indicator output. This pin is pulled logic low during a fault condition and requires an external pullup resistor.		




Pin Functions—40-Pin DRV8320R Devices (continued)

PIN				
NAME	NO.		TYPE(1)	DESCRIPTION
NAME	DRV8320RH	DRV8320RS		
nSCS	_	24	I	Serial chip select. A logic low on this pin enables serial interface communication.
nSHDN	39	39	I	Buck shutdown input. Enable and disable input (high voltage tolerant). Internal pullup current source. Pull lower than 1.25 V to disable. Float to enable. Establish input undervoltage lockout with two resistor divider.
PGND	1	1	PWR	Device power ground. Connect to system ground.
SCLK	_	23	1	Serial clock input. Serial data is shifted out and captured on the corresponding rising and falling edge on this pin.
SDI	_	22	1	Serial data input. Data is captured on the falling edge of the SCLK pin.
SDO	_	21	OD	Serial data output. Data is shifted out on the rising edge of the SCLK pin. This pin requires an external pullup resistor.
SHA	8	8	1	High-side source sense input. Connect to the high-side power MOSFET source.
SHB	13	13	1	High-side source sense input. Connect to the high-side power MOSFET source.
SHC	16	16	1	High-side source sense input. Connect to the high-side power MOSFET source.
SLA	10	10	1	Low-side source sense input. Connect to the low-side power MOSFET source.
SLB	11	11	- 1	Low-side source sense input. Connect to the low-side power MOSFET source.
SLC	18	18	1	Low-side source sense input. Connect to the low-side power MOSFET source.
SW	36	36	0	Buck switch node. Connect this pin to an inductor, diode, and the CB bootstrap capacitor.
VCP	4	4	PWR	Charge pump output. Connect a X5R or X7R, 1-µF, 16-V ceramic capacitor between the VCP and VM pins.
VDRAIN	6	6	1	High-side MOSFET drain sense input. Connect to the common point of the MOSFET drains.
VDS	23	_	I	VDS monitor trip point setting. This pin is a 7 level input pin set by an external resistor.
VIN	38	38	PWR	Buck regulator power supply input. Place an X5R or X7R, VM-rated ceramic capacitor between the VIN and BGND pins.
VM	5	5	PWR	Gate driver power supply input. Connect to the bridge power supply. Connect a X5R or X7R, 0.1-µF, VM-rated ceramic and greater then or equal to 10-uF local capacitance between the VM and PGND pins.
Thermal P	ad		PWR	Must be connected to ground

DRV8323H RTA Package 40-Pin WQFN With Exposed Thermal Pad Top View

PGND INC CAL 32 33 CPL ENABLE СРН GAIN 29 VCP 28 VDS VM 27 IDRIVE VDRAIN MODE Thermal GHA Pad 25 nFAULT SHA 24 VREF GLA 23 SOA SPA 22 SOB __ SNA 21 SOC 13 4 15 16 17 18 19 ים ום ום GLC GHB GHC SHC SPC SNC Not to scale

DRV8323S RTA Package 40-Pin WQFN With Exposed Thermal Pad Top View



Pin Functions—40-Pin DRV8323 Devices

PIN				
NAME	NO.		TYPE(1)	DESCRIPTION
NAME	DRV8323H	DRV8323S		
AGND	32	32	PWR	Device analog ground. Connect to system ground.
CAL	31	31	I	Amplifier calibration input. Set logic high to internally short amplifier inputs and perform auto offset calibration.
CPH	2	2	PWR	Charge pump switching node. Connect a X5R or X7R, 47-nF, VM-rated ceramic capacitor between the CPH and CPL pins.

(1) PWR = power, I = input, O = output, NC = no connection, OD = open-drain output



Pin Functions—40-Pin DRV8323 Devices (continued)

PIN				
NAME	NO.		TYPE ⁽¹⁾	DESCRIPTION
	DRV8323H	DRV8323S		
CPL	1	1	PWR	Charge pump switching node. Connect a X5R or X7R, 47-nF, VM-rated ceramic capacitor between the CPH and CPL pins.
DVDD	33	33	PWR	R 3.3-V internal regulator output. Connect a X5R or X7R, 1-µF, 6.3-V ceramic capacitor between the DVDD and AGND pins. This regulator can source up to 30 mA externally.
ENABLE	30	30	1	Gate driver enable. When this pin is logic low the device goes to a low-power sleep mode. An 8 to 40-µs low pulse can be used to reset fault conditions.
GAIN	29	_	I	Amplifier gain setting. The pin is a 4 level input pin set by an external resistor.
GHA	6	6	0	High-side gate driver output. Connect to the gate of the high-side power MOSFET.
GHB	15	15	0	High-side gate driver output. Connect to the gate of the high-side power MOSFET.
GHC	16	16	0	High-side gate driver output. Connect to the gate of the high-side power MOSFET.
GLA	8	8	0	Low-side gate driver output. Connect to the gate of the low-side power MOSFET.
GLB	13	13	0	Low-side gate driver output. Connect to the gate of the low-side power MOSFET.
GLC	18	18	0	Low-side gate driver output. Connect to the gate of the low-side power MOSFET.
IDRIVE	27	_	- 1	Gate drive output current setting. This pin is a 7 level input pin set by an external resistor.
INHA	34	34	- 1	High-side gate driver control input. This pin controls the output of the high-side gate driver.
INHB	36	36	I	High-side gate driver control input. This pin controls the output of the high-side gate driver.
INHC	38	38	I	High-side gate driver control input. This pin controls the output of the high-side gate driver.
INLA	35	35	I	Low-side gate driver control input. This pin controls the output of the low-side gate driver.
INLB	37	37	I	Low-side gate driver control input. This pin controls the output of the low-side gate driver.
INLC	39	39	I	Low-side gate driver control input. This pin controls the output of the low-side gate driver.
MODE	26	_	I	PWM input mode setting. This pin is a 4 level input pin set by an external resistor.
nFAULT	25	25	OD	Fault indicator output. This pin is pulled logic low during a fault condition and requires an external pullup resistor.
nSCS	_	29	I	Serial chip select. A logic low on this pin enables serial interface communication.
PGND	40	40	PWR	Device power ground. Connect to system ground.
SCLK	_	28	I	Serial clock input. Serial data is shifted out and captured on the corresponding rising and falling edge on this pin.
SDI	_	27	I	Serial data input. Data is captured on the falling edge of the SCLK pin.
SDO	_	26	OD	Serial data output. Data is shifted out on the rising edge of the SCLK pin. This pin requires an external pullup resistor.
SHA	7	7	I	High-side source sense input. Connect to the high-side power MOSFET source.
SHB	14	14	I	High-side source sense input. Connect to the high-side power MOSFET source.
SHC	17	17	I	High-side source sense input. Connect to the high-side power MOSFET source.
SNA	10	10	I	Current sense amplifier input. Connect to the low-side of the current shunt resistor.
SNB	11	11	I	Current sense amplifier input. Connect to the low-side of the current shunt resistor.
SNC	20	20	I	Current sense amplifier input. Connect to the low-side of the current shunt resistor.
SOA	23	23	0	Current sense amplifier output.
SOB	22	22	0	Current sense amplifier output.
SOC	21	21	0	Current sense amplifier output.
SPA	9	9	1	Low-side current shunt amplifier input. Connect to the low-side power MOSFET source and high-side of the current shunt resistor.
SPB	12	12	I	Low-side current shunt amplifier input. Connect to the low-side power MOSFET source and high-side of the current shunt resistor.
SPC	19	19	1	Low-side current shunt amplifier input. Connect to the low-side power MOSFET source and high-side of the current shunt resistor.
VCP	3	3	PWR	Charge pump output. Connect a X5R or X7R, 1-µF, 16-V ceramic capacitor between the VCP and VM pins.
VDRAIN	5	5	I	High-side MOSFET drain sense input. Connect to the common point of the MOSFET drains.
VDS	28	_	- 1	VDS monitor trip point setting. This pin is a 7 level input pin set by an external resistor.
VM	4	4	PWR	Gate driver power supply input. Connect to the bridge power supply. Connect a X5R or X7R, 0.1-µF, VM-rated ceramic and greater then or equal to 10-uF local capacitance between the VM and PGND pins.
VREF	24	24	PWR	Current sense amplifier power supply input and reference. Connect a X5R or X7R, 0.1-µF, 6.3-V ceramic capacitor between the VREF and AGND pins.
Thermal P	ad		PWR	Must be connected to ground



DRV8323RH RGZ Package 48-Pin VQFN With Exposed Thermal Pad Top View

NSHDN BGND NLC NE NE INLB ĭ ₹ SW NC 8 0 9 5 4 43 42 4 40 39 38 FB DVDD AGND PGND 35 CPL 34 CAL СРН 33 ENABLE VCP 32 GAIN 31 VDS IDRIVE VDRAIN Pad 30 MODE GHA 29 nFAULT GLA 27 DGND SPA VREF 26 SNA 25 SOA 13 2 9 7 ∞ 6 8 7 23 22 23


SNC

Soc

GHC GLC SPC

GLB SHB

DRV8323RS RGZ Package 48-Pin VQFN With Exposed Thermal Pad Top View



Pin Functions—48-Pin DRV8323R Devices

Not to scale

	PIN			
NAME	N	0.	TYPE(1)	DESCRIPTION
NAME	DRV8323RH	DRV8323RS		
AGND	35	35	PWR	Device analog ground. Connect to system ground.
BGND	43	43	PWR	Buck regulator ground. Connect to system ground.
CAL	34	34	I	Amplifier calibration input. Set logic high to internally short amplifier inputs and perform auto offset calibration.
СВ	44	44	PWR	Buck regulator bootstrap input. Connect a X5R or X7R, 0.1-μF, 16-V, capacitor between the CB and SW pins.
CPH	4	4	PWR	Charge pump switching node. Connect a X5R or X7R, 47-nF, VM-rated ceramic capacitor between the CPH and CPL pins.
CPL	3	3	PWR	Charge pump switching node. Connect a X5R or X7R, 47-nF, VM-rated ceramic capacitor between the CPH and CPL pins.
DGND	27	27	PWR	Device ground. Connect to system ground.
DVDD	36	36	PWR	3.3-V internal regulator output. Connect a X5R or X7R, 1-µF, 6.3-V ceramic capacitor between the DVDD and AGND pins. This regulator can source up to 30 mA externally.
ENABLE	33	33	I	Gate driver enable. When this pin is logic low the device goes to a low-power sleep mode. An 8 to 40-µs low pulse can be used to reset fault conditions.
FB	1	1	I	Buck feedback input. A resistor divider from the buck post inductor output to this pin sets the buck output voltage.
GAIN	32	_	I	Amplifier gain setting. The pin is a 4 level input pin set by an external resistor.
GHA	8	8	0	High-side gate driver output. Connect to the gate of the high-side power MOSFET.
GHB	17	17	0	High-side gate driver output. Connect to the gate of the high-side power MOSFET.
GHC	18	18	0	High-side gate driver output. Connect to the gate of the high-side power MOSFET.
GLA	10	10	0	Low-side gate driver output. Connect to the gate of the low-side power MOSFET.
GLB	15	15	0	Low-side gate driver output. Connect to the gate of the low-side power MOSFET.
GLC	20	20	0	Low-side gate driver output. Connect to the gate of the low-side power MOSFET.
IDRIVE	30	_	I	Gate drive output current setting. This pin is a 7 level input pin set by an external resistor.
INHA	37	37	I	High-side gate driver control input. This pin controls the output of the high-side gate driver.
INHB	39	39	I	High-side gate driver control input. This pin controls the output of the high-side gate driver.
INHC	41	41	I	High-side gate driver control input. This pin controls the output of the high-side gate driver.
INLA	38	38	I	Low-side gate driver control input. This pin controls the output of the low-side gate driver.
INLB	40	40	I	Low-side gate driver control input. This pin controls the output of the low-side gate driver.
INLC	42	42	I	Low-side gate driver control input. This pin controls the output of the low-side gate driver.
MODE	29	_	I	PWM input mode setting. This pin is a 4 level input pin set by an external resistor.
NC	46	46	NC	No internal connection. This pin can be left floating or connected to system ground.
nFAULT	28	28	OD	Fault indicator output. This pin is pulled logic low during a fault condition and requires an external pullup resistor.

(1) PWR = power, I = input, O = output, NC = no connection, OD = open-drain output



Pin Functions—48-Pin DRV8323R Devices (continued)

	PIN					
	N	0.	TYPE(1)	DESCRIPTION		
NAME	DRV8323RH	DRV8323RS				
nSCS	_	32	I	Serial chip select. A logic low on this pin enables serial interface communication.		
nSHDN	48	48	ı	Buck shutdown input. Enable and disable input (high voltage tolerant). Internal pullup current source. Pull lower than 1.25 V to disable. Float to enable. Establish input undervoltage lockout with two resistor divider.		
PGND	2	2	PWR	Device power ground. Connect to system ground.		
SCLK	_	31	I	Serial clock input. Serial data is shifted out and captured on the corresponding rising and falling edge on this pin.		
SDI	_	30	1	Serial data input. Data is captured on the falling edge of the SCLK pin.		
SDO	_	29	OD	Serial data output. Data is shifted out on the rising edge of the SCLK pin. This pin requires an external pullup resistor.		
SHA	9	9	1	High-side source sense input. Connect to the high-side power MOSFET source.		
SHB	16	16	1	High-side source sense input. Connect to the high-side power MOSFET source.		
SHC	19	19	1	ligh-side source sense input. Connect to the high-side power MOSFET source.		
SNA	12	12	1	Current sense amplifier input. Connect to the low-side of the current shunt resistor.		
SNB	13	13	- 1	Current sense amplifier input. Connect to the low-side of the current shunt resistor.		
SNC	22	22	I	Current sense amplifier input. Connect to the low-side of the current shunt resistor.		
SOA	25	25	0	Current sense amplifier output.		
SOB	24	24	0	Current sense amplifier output.		
SOC	23	23	0	Current sense amplifier output.		
SPA	11	11	I	Low-side current shunt amplifier input. Connect to the low-side power MOSFET source and high-side of the current shunt resistor.		
SPB	14	14	ı	Low-side current shunt amplifier input. Connect to the low-side power MOSFET source and high-side of the current shunt resistor.		
SPC	21	21	ı	Low-side current shunt amplifier input. Connect to the low-side power MOSFET source and high-side of the current shunt resistor.		
SW	45	45	0	Buck switch node. Connect this pin to an inductor, diode, and the CB bootstrap capacitor.		
VCP	5	5	PWR	Charge pump output. Connect a X5R or X7R, 1-µF, 16-V ceramic capacitor between the VCP and VM pins.		
VDRAIN	7	7	1	High-side MOSFET drain sense input. Connect to the common point of the MOSFET drains.		
VDS	31	_	1	VDS monitor trip point setting. This pin is a 7 level input pin set by an external resistor.		
VIN	47	47	PWR	Buck regulator power supply input. Place an X5R or X7R, VM-rated ceramic capacitor between the VIN and BGND pins.		
VM	6	6	PWR	Gate driver power supply input. Connect to the bridge power supply. Connect a X5R or X7R, 0.1-µF, VM-rated ceramic and greater then or equal to 10-uF local capacitance between the VM and PGND pins.		
VREF	26	26	PWR	Current sense amplifier power supply input and reference. Connect a X5R or X7R, 0.1-µF, 6.3-V ceramic capacitor between the VREF and AGND pins.		
Thermal F	ad		PWR	Must be connected to ground		



7 Specifications

7.1 Absolute Maximum Ratings

at $T_A = -40$ °C to +125°C (unless otherwise noted)⁽¹⁾

	MIN	MAX	UNIT
GATE DRIVER		<u>'</u>	
Power supply pin voltage (VM)	-0.3	65	V
Voltage differential between ground pins (AGND, BGND, DGND, PGND)	-0.3	0.3	V
MOSFET drain sense pin voltage (VDRAIN)	-0.3	65	V
Charge pump pin voltage (CPH, VCP)	-0.3	V _{VM} + 13.5	V
Charge pump negative-switching pin voltage (CPL)	-0.3	V_{VM}	V
Internal logic regulator pin voltage (DVDD)	-0.3	3.8	V
Digital pin voltage (CAL, ENABLE, GAIN, IDRIVE, INHx, INLx, MODE, nFAULT, nSCS, SCLK, SDI, SDO, VDS)	-0.3	5.75	V
Continuous high-side gate drive pin voltage (GHx)	-5 ⁽²⁾	V _{VCP} + 0.5	V
Transient 200-ns high-side gate drive pin voltage (GHx)	-7	V _{VCP} + 0.5	V
High-side gate drive pin voltage with respect to SHx (GHx)	-0.3	13.5	V
Continuous high-side source sense pin voltage (SHx)	-5 ⁽²⁾	V _{VM} + 5	V
Transient 200-ns high-side source sense pin voltage (SHx)	-7	V _{VM} + 7	V
Continuous low-side gate drive pin voltage (GLx)	-0.5	13.5	V
Gate drive pin source current (GHx, GLx)	Interna	ally limited	Α
Gate drive pin sink current (GHx, GLx)	Interna	ally limited	Α
Continuous low-side source sense pin voltage (SLx)	-1	1	V
Transient 200-ns low-side source sense pin voltage (SLx)	-3	3	V
Continuous input pin voltage (SNx, SPx)	-1	1	V
Transient 200-ns input pin voltage (SNx, SPx)	-3	3	V
Reference input pin voltage (VREF)	-0.3	5.75	V
output pin voltage (SOx)	-0.3	$V_{VREF} + 0.3$	V
BUCK REGULATOR	•		
Power supply pin voltage (VIN)	-0.3	65	V
Shutdown control pin voltage (nSHDN)	-0.3	V_{VIN}	V
Voltage feedback pin voltage (FB)	-0.3	7	V
Bootstrap pin voltage with respect to SW (CB)	-0.3	7	V
Switching node pin voltage (SW)	-0.3	V_{VIN}	V
Switching node pin voltage less than 30-ns transients (SW)	-2	V_{VIN}	V
DRV832x		<u>'</u>	
Operating junction temperature, T _J	-40	150	°C
Storage temperature, T _{stg}	-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

			VALUE	UNIT
\/	Electrostatic	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±3000	\/
V _(ESD)	discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±1000	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Pins listed as ±2000 V may actually have higher performance.

²⁾ Continuous high-side gate pin (GHx) and phase node pin voltage (SHx) should be limited to -2 V minimum for an absolute maximum of 65 V on VM. At 60 V and lower, the full specification of -5 V continuous on GHx and SHx is allowable.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Pins listed as ±500 V may actually have higher performance.



7.3 Recommended Operating Conditions

at $T_A = -40$ °C to +125°C (unless otherwise noted)

		MIN	MAX	UNIT
GATE DRIV	ER			
V _{VM}	Power supply voltage (VM)	6	60	V
V _I	Input voltage (CAL, ENABLE, GAIN, IDRIVE, INHx, INLx, MODE, nSCS, SCLK, SDI, VDS)	0	5.5	V
f _{PWM}	Applied PWM signal (INHx, INLx)	0	200(1)	kHz
I _{GATE_HS}	High-side average gate drive current (GHx)	0	25 ⁽¹⁾	mA
I _{GATE_LS}	Low-side average gate drive current (GLx)	0	25 ⁽¹⁾	mA
I _{DVDD}	External load current (DVDD)	0	30 ⁽¹⁾	mA
V _{VREF}	Reference voltage input (VREF)	3	5.5	V
I _{so}	output current (SOx)	0	5	mA
V _{OD}	Open drain pullup voltage (nFAULT, SDO)	0	5.5	V
I _{OD}	Open drain output current (nFAULT, SDO)	0	5	mA
BUCK REGI	JLATOR		·	
V _{VIN}	Power supply voltage (VIN)	4	60	V
V _{nSHDN}	Shutdown control input voltage (nSHDN)	0	60	V
DRV832x			,	
T _A	Operating ambient temperature	-40	125	°C

⁽¹⁾ Power dissipation and thermal limits must be observed

7.4 Thermal Information

			DR\	/832x		
	THERMAL METRIC ⁽¹⁾	RTV (WQFN)	RHA (VQFN)	RTA (WQFN)	RGZ (VQFN)	UNIT
		32 PINS	40 PINS	40 PINS	48 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	32.9	30.1	32.1	26.6	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	15.8	16.7	11	13.9	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	6.8	9.9	7.1	9.2	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.2	0.5	0.1	0.3	°C/W
ΨЈВ	Junction-to-board characterization parameter	6.8	9.9	7.1	9.1	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	2.1	2.2	2.1	2	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



7.5 Electrical Characteristics

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER SI	UPPLIES (DVDD, VCP, VM)					
I _{VM}	VM operating supply current	V _{VM} = 24 V, ENABLE = 3.3 V, INHx/INLx = 0 V		10.5	14	mA
	V/M alarman da assenda assenda	ENABLE = 0 V, V _{VM} = 24 V, T _A = 25°C		12	20	^
I_{VMQ}	VM sleep mode supply current	ENABLE = 0 V, V _{VM} = 24 V, T _A = 125°C ⁽¹⁾			50	μA
t _{RST} ⁽¹⁾	Reset pulse time	ENABLE = 0 V period to reset faults	8		40	μs
t _{WAKE}	Turnon time	$V_{VM} > V_{UVLO}$, ENABLE = 3.3 V to outputs ready			1	ms
t _{SLEEP}	Turnoff time	ENABLE = 0 V to device sleep mode			1	ms
V_{DVDD}	DVDD regulator voltage	I _{DVDD} = 0 to 30 mA	3	3.3	3.6	V
		V _{VM} = 13 V, I _{VCP} = 0 to 25 mA	8.4	11	12.5	
	VCP operating voltage	$V_{VM} = 10 \text{ V}, I_{VCP} = 0 \text{ to } 20 \text{ mA}$	6.3	9	10	
V_{VCP}	with respect to VM	$V_{VM} = 8 \text{ V}, I_{VCP} = 0 \text{ to } 15 \text{ mA}$	5.4	7	8	V
		$V_{VM} = 6 \text{ V}, I_{VCP} = 0 \text{ to } 10 \text{ mA}$	4	5	6	
LOGIC-LE	VEL INPUTS (CAL, ENABLE, INHx, INL	x, nSCS, SCLK, SDI)			'	
V _{IL}	Input logic low voltage		0		0.8	V
V _{IH}	Input logic high voltage		1.5		5.5	V
V _{HYS}	Input logic hysteresis			100		mV
I _{IL}	Input logic low current	V _{VIN} = 0 V	-5		5	μΑ
I _{IH}	Input logic high current	V _{VIN} = 5 V		50	70	μΑ
R _{PD}	Pulldown resistance	To AGND		100		kΩ
t _{PD}	Propagation delay	INHx/INLx transition to GHx/GLx transition		150		ns
FOUR-LEV	/EL H/W INPUTS (GAIN, MODE)					
V _{I1}	Input mode 1 voltage	Tied to AGND		0		V
V _{I2}	Input mode 2 voltage	45 k Ω ± 5% to tied AGND		1.2		V
V _{I3}	Input mode 3 voltage	Hi-Z		2		V
V _{I4}	Input mode 4 voltage	Tied to DVDD		3.3		V
R _{PU}	Pullup resistance	Internal pullup to DVDD		50		kΩ
R _{PD}	Pulldown resistance	Internal pulldown to AGND		84		kΩ
SEVEN-LE	VEL H/W INPUTS (IDRIVE, VDS)					
V _{I1}	Input mode 1 voltage	Tied to AGND		0		V
V_{l2}	Input mode 2 voltage	18 k Ω ± 5% tied to AGND		0.5		V
V _{I3}	Input mode 3 voltage	75 k Ω ± 5% tied to AGND		1.1		V
V _{I4}	Input mode 4 voltage	Hi-Z		1.65		V
V _{I5}	Input mode 5 voltage	75 kΩ ± 5% tied to DVDD		2.2		V
V _{I6}	Input mode 6 voltage	18 k Ω ± 5% tied to DVDD		2.8		V
V _{I7}	Input mode 7 voltage	Tied to DVDD		3.3		V
R _{PU}	Pullup resistance	Internal pullup to DVDD		73		kΩ
R _{PD}	Pulldown resistance	Internal pulldown to AGND		73		kΩ
OPEN DRA	AIN OUTPUTS (nFAULT, SDO)				'	
V _{OL}	Output logic low voltage	I _O = 5 mA			0.1	V
I _{OZ}	Output high impedance leakage	V _O = 5 V	-2		2	μA

⁽¹⁾ Specified by design and characterization data



	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
GATE DRIVE	ERS (GHx, GLx)						
			$V_{VM} = 13 \text{ V}, I_{VCP} = 0 \text{ to } 25 \text{ mA}$	8.4	11	12.5	
(1)	High-side gate driv	e voltage	$V_{VM} = 10$, $I_{VCP} = 0$ to 20 mA	6.3	9	10	V
V _{GSH} ⁽¹⁾ V _{GSL} ⁽¹⁾	with respect to SH	($V_{VM} = 8 \text{ V}, I_{VCP} = 0 \text{ to } 15 \text{ mA}$	5.4	7	8	V
			$V_{VM} = 6 \text{ V}, I_{VCP} = 0 \text{ to } 10 \text{ mA}$	4	5	6	
			$V_{VM} = 12 \text{ V}, I_{VGLS} = 0 \text{ to } 25 \text{ mA}$	9	11	12	
, (1)	Low-side gate drive	e voltage	$V_{VM} = 10 \text{ V}, I_{VGLS} = 0 \text{ to } 20 \text{ mA}$	7.5	9	10	V
GSL ''	with respect to PGI	ND	$V_{VM} = 8 \text{ V}, I_{VGLS} = 0 \text{ to } 15 \text{ mA}$	5.5	7	8	V
			V _{VM} = 6 V, I _{VGLS} = 0 to 10 mA	4	5	6	
			DEAD_TIME = 00b		50		
		ODI Davida	DEAD_TIME = 01b		100		
DEAD	Gate drive dead time	SPI Device	DEAD_TIME = 10b		200		ns
	dead time		DEAD_TIME = 11b		400		
dead dead		H/W Device			100		
			TDRIVE = 00b		500		
	Peak current	0010	TDRIVE = 01b		1000		
DRIVE		Peak current gate drive time SPI Device TDRIVE = 10b TDRIVE = 11b H/W Device	TDRIVE = 10b		2000		ns
	gate drive time		TDRIVE = 11b		4000		
				4000			
			IDRIVEP_HS or IDRIVEP_LS = 0000b		10		
			IDRIVEP_HS or IDRIVEP_LS = 0001b		30		
			IDRIVEP_HS or IDRIVEP_LS = 0010b		60		
			IDRIVEP_HS or IDRIVEP_LS = 0011b		80		
			IDRIVEP_HS or IDRIVEP_LS = 0100b		120		
			IDRIVEP_HS or IDRIVEP_LS = 0101b		140		
			IDRIVEP_HS or IDRIVEP_LS = 0110b		170		
			IDRIVEP_HS or IDRIVEP_LS = 0111b		190		
		SPI Device	IDRIVEP_HS or IDRIVEP_LS = 1000b		260		
			IDRIVEP_HS or IDRIVEP_LS = 1001b		330		
			IDRIVEP_HS or IDRIVEP_LS = 1010b		370		
DRIVEP	Peak source		IDRIVEP_HS or IDRIVEP_LS = 1011b		440		mA
	gate current		IDRIVEP_HS or IDRIVEP_LS = 1100b		570		
			IDRIVEP_HS or IDRIVEP_LS = 1101b		680		
			IDRIVEP_HS or IDRIVEP_LS = 1110b		820		
			IDRIVEP_HS or IDRIVEP_LS = 1111b		1000		
			IDRIVE = Tied to AGND		10		
			IDRIVE = 18 k Ω ± 5% tied to AGND		30		
			IDRIVE = 75 k Ω ± 5% tied to AGND		60		
		H/W Device	IDRIVE = Hi-Z		120		
		2000	IDRIVE = 75 k Ω ± 5% tied to DVDD		260		
			IDRIVE = 18 k Ω ± 5% tied to DVDD		570		
			IDRIVE = Tied to DVDD		1000		



	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
			IDRIVEN_HS or IDRIVEN_LS = 0000b		20			
			IDRIVEN_HS or IDRIVEN_LS = 0001b		60			
			IDRIVEN_HS or IDRIVEN_LS = 0010b		120			
			IDRIVEN_HS or IDRIVEN_LS = 0011b		160			
			IDRIVEN_HS or IDRIVEN_LS = 0100b		240			
			IDRIVEN_HS or IDRIVEN_LS = 0101b		280			
			IDRIVEN_HS or IDRIVEN_LS = 0110b		340			
			IDRIVEN_HS or IDRIVEN_LS = 0111b					
		SPI Device	IDRIVEN_HS or IDRIVEN_LS = 1000b					
			IDRIVEN_HS or IDRIVEN_LS = 1001b					
			IDRIVEN_HS or IDRIVEN_LS = 1010b					
	Peak sink						A	
I _{DRIVEN}	gate current		IDRIVEN_HS or IDRIVEN_LS = 1011b		20 60 120 160 240 280 340 380 520 660 740 880 1140 1360 1640 2000 20 60 120 240 520 1140 2000 10 50 2 150 2 150 85 5 5.15 17 10 10.3 14 20 20.6 18 40 41.2 150 300 600 1200 120 150 300 600 1200 150 300 600 1200 150 300 600 1200		mA	
			IDRIVEN_HS or IDRIVEN_LS = 1100b					
			IDRIVEN_HS or IDRIVEN_LS = 1101b					
			IDRIVEN_HS or IDRIVEN_LS = 1110b					
			IDRIVEN_HS or IDRIVEN_LS = 1111b					
			IDRIVE = Tied to AGND		20			
		H/W Device	IDRIVE = 18 k Ω ± 5% tied to AGND		60			
			IDRIVE = 75 k Ω ± 5% tied to AGND		120			
			IDRIVE = Hi-Z		240			
			IDRIVE = 75 k Ω ± 5% tied to DVDD		520			
			IDRIVE = 18 k Ω ± 5% tied to DVDD		1140			
			IDRIVE = Tied to DVDD		2000			
ı	Cata halding aurran		Source current after t _{DRIVE}		10		A	
I _{HOLD}	Gate holding curren	ι	Sink current after t _{DRIVE}		50		mA	
I _{STRONG}	Gate strong pulldow	n current	GHx to SHx and GLx to PGND		2		Α	
R _{OFF}	Gate hold off resisto	or	GHx to SHx and GLx to PGND		150		kΩ	
	ENSE AMPLIFIER (SNx,	SOx, SPx, VI	REF)					
			CSA_GAIN = 00b	4.85	5	5.15		
			CSA_GAIN = 01b	9.7	10	10.3		
		SPI Device	CSA_GAIN = 10b	19.4	20	20.6		
			CSA_GAIN = 11b	38.8	40	41.2		
G _{CSA}	Amplifier gain		GAIN = Tied to AGND	4.85	5		V/V	
			GAIN = 47 k Ω ± 5% tied to AGND	9.7				
		H/W Device		_				
		H/W Device	GAIN = Hi-Z	19.4	20	20.0		
		H/W Device	GAIN = Hi-Z GAIN = Tied to DVDD	19.4 38.8				
		H/W Device	GAIN = Tied to DVDD	19.4 38.8	40			
		H/W Device	GAIN = Tied to DVDD V _{O_STEP} = 0.5 V, G _{CSA} = 5 V/V		40 150			
t _{SET} ⁽¹⁾	Settling time to ±1%		GAIN = Tied to DVDD $V_{O_STEP} = 0.5 \text{ V, } G_{CSA} = 5 \text{ V/V}$ $V_{O_STEP} = 0.5 \text{ V, } G_{CSA} = 10 \text{ V/V}$		40 150 300		ns	
t _{SET} ⁽¹⁾	Settling time to ±1%		GAIN = Tied to DVDD V _{O_STEP} = 0.5 V, G _{CSA} = 5 V/V V _{O_STEP} = 0.5 V, G _{CSA} = 10 V/V V _{O_STEP} = 0.5 V, G _{VSA} = 20 V/V		40 150 300 600		ns	
	-		GAIN = Tied to DVDD $V_{O_STEP} = 0.5 \text{ V, } G_{CSA} = 5 \text{ V/V}$ $V_{O_STEP} = 0.5 \text{ V, } G_{CSA} = 10 \text{ V/V}$	38.8	40 150 300 600	41.2		
V_{COM}	Common mode inpu	ut range	GAIN = Tied to DVDD V _{O_STEP} = 0.5 V, G _{CSA} = 5 V/V V _{O_STEP} = 0.5 V, G _{CSA} = 10 V/V V _{O_STEP} = 0.5 V, G _{VSA} = 20 V/V	38.8 -0.15	40 150 300 600	0.15	V	
V _{COM} V _{DIFF}	Common mode inpu	ut range	GAIN = Tied to DVDD Vo_STEP = 0.5 V, G _{CSA} = 5 V/V Vo_STEP = 0.5 V, G _{CSA} = 10 V/V Vo_STEP = 0.5 V, G _{VSA} = 20 V/V Vo_STEP = 0.5 V, G _{CSA} = 40 V/V	-0.15 -0.3	40 150 300 600	0.15 0.3	V	
V _{COM} V _{DIFF} V _{OFF}	Common mode input Differential mode input offset error	ut range	$\begin{aligned} &\text{GAIN} = \text{Tied to DVDD} \\ &\text{V}_{O_STEP} = 0.5 \text{ V, } \text{G}_{CSA} = 5 \text{ V/V} \\ &\text{V}_{O_STEP} = 0.5 \text{ V, } \text{G}_{CSA} = 10 \text{ V/V} \\ &\text{V}_{O_STEP} = 0.5 \text{ V, } \text{G}_{VSA} = 20 \text{ V/V} \\ &\text{V}_{O_STEP} = 0.5 \text{ V, } \text{G}_{CSA} = 40 \text{ V/V} \\ &\text{V}_{O_STEP} = 0.5 \text{ V, } \text{G}_{CSA} = 40 \text{ V/V} \end{aligned}$	38.8 -0.15	40 150 300 600 1200	0.15 0.3	V V mV	
V _{COM} V _{DIFF}	Common mode inpu	ut range	GAIN = Tied to DVDD Vo_STEP = 0.5 V, G _{CSA} = 5 V/V Vo_STEP = 0.5 V, G _{CSA} = 10 V/V Vo_STEP = 0.5 V, G _{VSA} = 20 V/V Vo_STEP = 0.5 V, G _{CSA} = 40 V/V	-0.15 -0.3	40 150 300 600 1200	0.15 0.3 4	V	



	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
		SPI Device	$V_{SP} = V_{SN} = 0 \text{ V, CAL} = 3.3 \text{ V, VREF_DIV} = 0b$	V _V	_{REF} – 0.3		·	
V_{BIAS}	SOx output voltage bias	SPI Device	$V_{SP} = V_{SN} = 0 \text{ V, CAL} = 3.3 \text{ V, VREF_DIV} = 1b$	V	_{VREF} / 2		V	
	biao	H/W Device	$V_{SP} = V_{SN} = 0 \text{ V, CAL} = 3.3 \text{ V}$	V	_{VREF} / 2			
I _{BIAS}	SPx/SNx input bias	current	VREF_DIV = 1b			100	μΑ	
V _{SLEW} ⁽¹⁾	SOx output slew rate	е	60-pF load		10			
I _{VREF}	VREF input current		V _{VREF} = 5 V		2	3	mA	
UGB ⁽¹⁾	Unity gain bandwidt	h	60-pF load		1		MHz	
PROTECTION	I CIRCUITS							
	\		VM falling, UVLO report	5.4	5.4 5.6 5.8			
V_{UVLO}	VM undervoltage loc	ckout	VM rising, UVLO recovery	5.6	5.6 5.8	6	V	
V _{UVLO_HYS}	VM undervoltage hy	steresis	Rising to falling threshold		200		mV	
t _{UVLO_DEG}	VM undervoltage de	glitch time	VM falling, UVLO report		10		μs	
V _{CPUV}	Charge pump under lockout	voltage	VCP falling, CPUV report	V _{VM} + 2.8			V	
			Positive clamping voltage	15	16.5	18		
V_{GS_CLAMP}	High-side gate clam	р	Negative clamping voltage		-0.7		V	
			VDS_LVL = 0000b		0.06			
			VDS_LVL = 0001b		0.13			
			VDS_LVL = 0010b		0.2			
			VDS_LVL = 0011b		0.26			
			VDS_LVL = 0100b		0.31			
			VDS_LVL = 0101b		0.45			
			VDS_LVL = 0110b		0.53		-	
			VDS_LVL = 0111b		0.6			
		SPI Device	VDS_LVL = 1000b		0.68			
			VDS_LVL = 1001b		0.75			
			VDS_LVL = 1010b		0.94			
V_{VDS_OCP}	V _{DS} overcurrent		VDS_LVL = 1011b		1.13		V	
.20_00.	trip voltage		VDS_LVL = 1100b		1.3			
			VDS_LVL = 1101b		1.5			
			VDS_LVL = 1110b		1.7			
			VDS_LVL = 1111b		1.88			
			VDS = Tied to AGND		0.06		1	
			VDS = 18 k Ω ± 5% tied to AGND		0.13			
			$VDS = 75 kΩ \pm 5\%$ tied to AGND		0.26			
		H/W Device	VDS = Hi-Z		0.6			
			$VDS = 75 kΩ \pm 5\%$ tied to DVDD		1.13			
	$VDS = 18 \text{ k}\Omega \pm 5\% \text{ tied to DVDD}$	1.88						
			VDS = Tied to DVDD	D	isabled			
			OCP_DEG = 00b		2			
	\/ ond\/		OCP_DEG = 01b		4		Ì	
t _{OCP_DEG}	V _{DS} and V _{SENSE} overcurrent	SPI Device	OCP_DEG = 10b		6		μs	
JUF_DEG	deglitch time		OCP_DEG = 11b		8		F-7	
		H/W Device			4		Ì	



SEN_LVL = 00b 0.25 V SENSE overcurrent fully voltage SPI Device fully Device fully Device fully Device fully Device full full fully Device full full full full full full full ful		PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Variable				SEN_LVL = 00b		0.25		
Variety voltage SEN_LVL = 10b SEN_LVL = 10b SEN_LVL = 10b SEN_LVL = 11b SEN_LVL =			CDI Dovice	SEN_LVL = 01b		0.5		
SEN_LVL = 11b	V _{SEN_OCP}	V _{SENSE} overcurrent	SFI Device	SEN_LVL = 10b		0.75		V
TRETRY = 0b		inp voltage		SEN_LVL = 11b		1		
			H/W Device			1		
TRETRY Street TRETRY = 1b TRETRY = 1c TRETRY =			CDI Davida	TRETRY = 0b		4		ms
H/W Device H/W Device Torms H/W Device Die temperature, Ty 130 150 165 °C Torso Thermal warning temperature Die temperature, Ty 150 150 165 °C Torso Thermal hysteresis Die temperature, Ty 150 170 185 °C Thermal hysteresis Die temperature, Ty 150 170 185 °C Thermal hysteresis Die temperature, Ty 150 170 185 °C Thermal hysteresis Die temperature, Ty 150 Thermal hysteresis Die temperature, Ty 1	t _{RETRY}	,	SPI Device	TRETRY = 1b		50		μS
Totsb(1) Thermal shutdown temperature Therms(1) Die temperature, TJ 150 170 185 °C Tytys(1) Thermal hysteresis Die temperature, TJ 20 °C BUCK REGULATOR SUPPLY (VIN) InshDN Shutdown supply current VnshDN = 0 V 1 3 μA Io Operating quiescent current VvilN = 12 V, no load; not switching 28 4 μA Voin, Lovico VIN undervoltage lockout threshold VIN Rising 3 3 4 γ BUCK REGULATOR SHUTDOWN (nSHDN) VnshDN_TH Rising nSHDN threshold 1.05 1.25 1.38 V InshDN Hipput current VnshDN = 2.3 V -4.2 -4.2 μA VnshDN_TH Historica in the sistence VnshDN = 0.9 V -1 μA InshDN_HY High registration of the sistence Vvin = 12 V, Vcs to Vcs v		ume	H/W Device			4		ms
Totsb(1) Thermal shutdown temperature Therms(1) Die temperature, TJ 150 170 185 °C Tytys(1) Thermal hysteresis Die temperature, TJ 20 °C BUCK REGULATOR SUPPLY (VIN) InshDN Shutdown supply current VnshDN = 0 V 1 3 μA Io Operating quiescent current VvilN = 12 V, no load; not switching 28 4 μA Voin, Lovico VIN undervoltage lockout threshold VIN Rising 3 3 4 γ BUCK REGULATOR SHUTDOWN (nSHDN) VnshDN_TH Rising nSHDN threshold 1.05 1.25 1.38 V InshDN Hipput current VnshDN = 2.3 V -4.2 -4.2 μA VnshDN_TH Historica in the sistence VnshDN = 0.9 V -1 μA InshDN_HY High registration of the sistence Vvin = 12 V, Vcs to Vcs v	T _{OTW} ⁽¹⁾	Thermal warning ten	nperature	Die temperature, T _J	130	150	165	°C
Page		Thermal shutdown to	emperature	Die temperature, T _J	150	170	185	°C
	T _{HYS} ⁽¹⁾	Thermal hysteresis		Die temperature, T _J		20		°C
In No No No No No No No N	BUCK REGULA	ATOR SUPPLY (VIN)			•		•	
V/IN_UNUO V/IN undervoltage lockout threshold V/IN Falling 3 4 V BUCK REGULATOR SHUTDOWN (nSHDN) VnSHDN_TH Rising nSHDN threshold 1.05 1.25 1.38 V InshDN_TH Rising nSHDN threshold -4.2 -4.2 μA InshDN_HYS Hysteresis current -7.2 μA BUCK REGULATOR HIGH-SIDE MOSFET -7.3 μA RDS_ON MOSFET on resistance VyIN = 12 V, VcB to VsW = 5.8 V, TA = 25°C 900 mΩ BUCK REGULATOR VOLTAGE REFERENCE (FB) VyIN = 12 V, VcB to VsW = 5.8 V, TA = 25°C 9.747 0.765 0.782 V BUCK REGULATOR CURRENT LIMIT VyIN = 12 V, TA = 25°C 1200 mA mA BUCK REGULATOR SWITCHING (SW) 595 700 805 kHz D _{MAX} Switching frequency 596 700 805 kHz BUCK REGULATOR THERMAL SHUTDOWN Thermal shutdown threshold 170 °C	I _{nSHDN}	Shutdown supply cu	rrent	$V_{nSHDN} = 0 V$		1	3	μA
Voltaging Vol	IQ	Operating quiescent	current	V _{VIN} = 12 V, no load; not switching		28		μA
VIN Falling S		VIN undervoltage lo	ckout	VIN Rising			4	.,
	V _{VIN_UVLO}			VIN Falling	3		V	V
Inshibition Input current Vinshibition Vin	BUCK REGULA	ATOR SHUTDOWN (ns	SHDN)		•			
InshDN InstDN InshDN InshDN InshDN InshDN InshDN InshDN InstDN InshDN InshDN InshDN InshDN InstDN InshDN InstDN	V_{nSHDN_TH}	Rising nSHDN thres	hold		1.05	1.25	1.38	V
Instance Vision Vision		Input ourront		$V_{nSHDN} = 2.3 \text{ V}$		-4.2		
BUCK REGULATOR HIGH-SIDE MOSFET R _{DS_ON} MOSFET on resistance V _{VIN} = 12 V, V _{CB} to V _{SW} = 5.8 V, T _A = 25°C 900 mΩ BUCK REGULATOR VOLTAGE REFERENCE (FB) V _{FB} Feedback voltage 0.747 0.765 0.782 V BUCK REGULATOR CURRENT LIMIT I _{LIMIT} Peak current limit V _{VIN} = 12 V, T _A = 25°C 1200 mA BUCK REGULATOR SWITCHING (SW) f _{SW} Switching frequency 595 700 805 kHz D _{MAX} Maximum duty cycle 96% BUCK REGULATOR THERMAL SHUTDOWN T _{SHDN} (1) Thermal shutdown threshold 170 °C	InSHDN	input current		$V_{nSHDN} = 0.9 V$		-1		μΑ
R _{DS_ON} MOSFET on resistance V _{VIN} = 12 V, V _{CB} to V _{SW} = 5.8 V, T _A = 25°C 900 mΩ BUCK REGULATOR VOLTAGE REFERENCE (FB) V _{FB} Feedback voltage 0.747 0.765 0.782 V BUCK REGULATOR CURRENT LIMIT V _{VIN} = 12 V, T _A = 25°C 1200 mA BUCK REGULATOR SWITCHING (SW) f _{SW} Switching frequency 595 700 805 kHz D _{MAX} Maximum duty cycle 96% 96% The mal shutdown threshold °C	I _{nSHDN_HYS}	Hysteresis current				-3		μΑ
BUCK REGULATOR VOLTAGE REFERENCE (FB) VFB Feedback voltage 0.747 0.765 0.782 V BUCK REGULATOR CURRENT LIMIT ILIMIT Peak current limit VVIN = 12 V, TA = 25°C 1200 mA BUCK REGULATOR SWITCHING (SW) f _{SW} Switching frequency 595 700 805 kHz D _{MAX} Maximum duty cycle 96% 96% BUCK REGULATOR THERMAL SHUTDOWN T _{SHDN} (¹¹) Thermal shutdown threshold 170 °C	BUCK REGULA	ATOR HIGH-SIDE MOS	SFET					
VFB Feedback voltage 0.747 0.765 0.782 V BUCK REGULATOR CURRENT LIMIT I _{LIMIT} Peak current limit V _{VIN} = 12 V, T _A = 25°C 1200 mA BUCK REGULATOR SWITCHING (SW) FSW Switching frequency 595 700 805 kHz D _{MAX} Maximum duty cycle 96% BUCK REGULATOR THERMAL SHUTDOWN T _{SHDN} (¹¹) Thermal shutdown threshold 170 °C	R _{DS_ON}	MOSFET on resistar	nce	$V_{VIN} = 12 \text{ V}, V_{CB} \text{ to } V_{SW} = 5.8 \text{ V}, T_A = 25^{\circ}\text{C}$		900		$m\Omega$
BUCK REGULATOR CURRENT LIMIT V _{VIN} = 12 V, T _A = 25°C 1200 mA BUCK REGULATOR SWITCHING (SW) f _{SW} Switching frequency 595 700 805 kHz D _{MAX} Maximum duty cycle 96% BUCK REGULATOR THERMAL SHUTDOWN T _{SHDN} (¹¹) Thermal shutdown threshold 170 °C	BUCK REGULA	ATOR VOLTAGE REFI	ERENCE (FB)	•	·			
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	V_{FB}	Feedback voltage			0.747	0.765	0.782	V
LIMIT Peak current limit 1700 Thermal shutdown threshold 1700 Thermal shutdown threshold	BUCK REGULA	ATOR CURRENT LIMI	Γ					
BUCK REGULATOR SWITCHING (SW) f _{SW} Switching frequency 595 700 805 kHz D _{MAX} Maximum duty cycle 96% ■ BUCK REGULATOR THERMAL SHUTDOWN T _{SHDN} ⁽¹⁾ Thermal shutdown threshold 170 °C		Deals assument limit		V _{VIN} = 12 V, T _A = 25°C		1200		A
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	ILIMIT	Peak current limit					1700	mA
D _{MAX} Maximum duty cycle 96% BUCK REGULATOR THERMAL SHUTDOWN T _{SHDN} ⁽¹⁾ Thermal shutdown threshold 170 °C	BUCK REGULA	ATOR SWITCHING (SV	V)		·			
D _{MAX} Maximum duty cycle 96% BUCK REGULATOR THERMAL SHUTDOWN T _{SHDN} ⁽¹⁾ Thermal shutdown threshold 170 °C	f _{SW}	Switching frequency			595	700	805	kHz
T _{SHDN} ⁽¹⁾ Thermal shutdown threshold 170 °C		Maximum duty cycle)			96%		
	BUCK REGULA	ATOR THERMAL SHU	TDOWN				,	
	T _{SHDN} ⁽¹⁾	Thermal shutdown the	nreshold			170		°C
		Thermal shutdown h	ysteresis			10		°C



7.6 SPI Timing Requirements⁽¹⁾

at $T_A = -40$ °C to +125°C, $V_{VM} = 6$ to 60 V (unless otherwise noted)

			MIN NO	XAM MC	UNIT
SPI (nSCS,	SCLK, SDI, SDO)				
t _{READY}	SPI ready after enable	VM > UVLO, ENABLE = 3.3 V		1	ms
t _{CLK}	SCLK minimum period		100		ns
t _{CLKH}	SCLK minimum high time		50		ns
t _{CLKL}	SCLK minimum low time		50		ns
t _{SU_SDI}	SDI input data setup time		20		ns
t _{H_SDI}	SDI input data hold time		30		ns
t _{D_SDO}	SDO output data delay time	SCLK high to SDO valid		30	ns
t _{SU_nSCS}	nSCS input setup time		50		ns
t _{H_nSCS}	nSCS input hold time		50		ns
t _{HI_nSCS}	nSCS minimum high time before	e active low	400		ns
t _{DIS_nSCS}	nSCS disable time	nSCS high to SDO high impedance		10	ns

(1) Specified by design and characterization data





Figure 1. SPI Slave Mode Timing Diagram




7.7 Typical Characteristics





Typical Characteristics (continued)





8 Detailed Description

8.1 Overview

The DRV832x family of devices is an integrated 6 to 60-V gate driver for three-phase motor drive applications. These devices decrease system component count, cost, and complexity by integrating three independent half-bridge gate drivers, charge pump, and linear regulator for the supply voltages of the high-side and low-side gate drivers. The device also integrates optional triple current shunt (or current sense) amplifiers and an optional 600-mA buck regulator. A standard serial peripheral interface (SPI) provides a simple method for configuring the various device settings and reading fault diagnostic information through an external controller. Alternatively, a hardware interface (H/W) option allows for configuring the most common settings through fixed external resistors.

The gate drivers support external N-channel high-side and low-side power MOSFETs and can drive up to 1-A source, 2-A sink peak currents with a 25-mA average output current. A doubler charge pump generates the supply voltage of the high-side gate drive. This charge pump architecture regulates the VCP output to V_{VM} + 11 V. The supply voltage of the low-side gate driver is generated using a linear regulator from the VM power supply that regulates to 11 V. A Smart Gate Drive architecture provides the ability to dynamically adjust the strength of the gate drive output current which lets the gate driver control the V_{DS} switching speed of the power MOSFET. This feature lets the user remove the external gate drive resistors and diodes, reducing the component count in the bill of materials (BOM), cost, and area of the printed circuit board (PCB). The architecture also uses an internal state machine to protect against short-circuit events in the gate driver, control the half-bridge dead time, and protect against dV/dt parasitic turnon of the external power MOSFET.

The DRV8323 and DRV8323R devices integrate three bidirectional current sense amplifiers for monitoring the current level through each of the external half-bridges using a low-side shunt resistor. The gain setting of the current sense amplifier can be adjusted through the SPI or hardware interface. The SPI method provides additional flexibility to adjust the output bias point.


The DRV8320R and DRV8323R devices integrate a 600-mA buck regulator that can be used to power an external controller or other logic circuits. The buck regulator is implemented as a separate internal die that can use either the same or a different power supply than the gate driver.

In addition to the high level of device integration, the DRV832x family of devices provides a wide range of integrated protection features. These features include power supply undervoltage lockout (UVLO), charge pump undervoltage lockout (CPUV), V_{DS} overcurrent monitoring (OCP), gate driver short-circuit detection (GDF), and overtemperature shutdown (OTW and OTSD). Fault events are indicated by the nFAULT pin with detailed information available in the SPI registers on the SPI device version.

The DRV832x family of devices are available in 0.5-mm pin pitch, QFN surface-mount packages. The QFN sizes are 5×5 mm for the 32-pin package, 6×6 mm for the 40-pin package, and 7×7 mm for the 48-pin package.



8.2 Functional Block Diagram



Copyright © 2017, Texas instruments incorporate

Figure 10. Block Diagram for DRV8320H







Figure 11. Block Diagram for DRV8320S

23






Copyright © 2017, Texas Instruments Incorporated

Figure 12. Block Diagram for DRV8320RH





Copyright © 2017, Texas Instruments Incorporated

Figure 13. Block Diagram for DRV8320RS






Figure 14. Block Diagram for DRV8323H







Figure 15. Block Diagram for DRV8323S


TEXAS INSTRUMENTS



Copyright © 2017, Texas Instruments Incorporated

Figure 16. Block Diagram for DRV8323RH





Copyright © 2017, Texas Instruments Incorporated

Figure 17. Block Diagram for DRV8323RS



8.3 Feature Description

Table 1 lists the recommended values of the external components for the gate driver and the buck regulator.

Table 1. DRV832x External Components

COMPONENTS	PIN 1	PIN 2	RECOMMENDED				
GATE DRIVER AND SE	NSE AMPLIFIER						
C _{VM1}	VM	PGND	X5R or X7R, 0.1-µF, VM-rated capacitor				
C _{VM2}	VM	PGND	≥ 10 µF, VM-rated capacitor				
C _{VCP}	VCP	VM	X5R or X7R, 16-V, 1-μF capacitor				
C _{SW}	CPH	CPL	X5R or X7R, 47-nF, VM-rated capacitor				
C _{DVDD}	DVDD	AGND	X5R or X7R, 1-µF, 6.3-V capacitor				
R _{nFAULT}	VCC ⁽¹⁾	nFAULT	Pullup resistor				
R _{SDO}	VCC ⁽¹⁾	SDO	Pullup resistor				
R _{IDRIVE}	IDRIVE	AGND or DVDD	DRV832x hardware interface				
R _{VDS}	VDS	AGND or DVDD	DRV832x hardware interface				
R _{MODE}	MODE	AGND or DVDD	DRV832x hardware interface				
R _{GAIN}	GAIN	AGND or DVDD	DRV832x hardware interface				
C_{VREF}	VREF	AGND or DGND	X5R or X7R, 0.1-μF, VREF-rated capacitor				
R _{ASENSE}	SPA	SNA and PGND	Sense shunt resistor				
R _{BSENSE}	SPB	SNB and PGND	Sense shunt resistor				
R _{CSENSE}	SPC	SNC and PGND	Sense shunt resistor				
BUCK REGULATOR							
C _{VIN}	VIN	BGND	X5R or X7R, 1 to 10 μF, VM-rated capacitor				
C _{BOOT}	SW	СВ	X5R or X7R, 0.1-μF, 16-V capacitor				
D _{SW}	SW	BGND	Schottky diode				
L _{SW}	SW	OUT ⁽²⁾	Output inductor				
C _{OUT}	OUT ⁽²⁾	BGND	X5R or X7R, OUT rated capacitor				
R _{FB1}	OUT ⁽²⁾	FB	Decistes divides to est business autout college				
R _{FB2}	FB	BGND	Resistor divider to set buck output voltage				

⁽¹⁾ The VCC pin is not a pin on the DRV832x family of devices, but a VCC supply voltage pullup is required for the open-drain outputs, nFAULT and SDO. These pins can also be pulled up to DVDD.

8.3.1 Three Phase Smart Gate Drivers

The DRV832x family of devices integrates three, half-bridge gate drivers, each capable of driving high-side and low-side N-channel power MOSFETs. A doubler charge pump provides the correct gate bias voltage to the high-side MOSFET across a wide operating voltage range in addition to providing 100% support of the duty cycle. An internal linear regulator provides the gate bias voltage for the low-side MOSFETs. The half-bridge gate drivers can be used in combination to drive a three-phase motor or separately to drive other types of loads.

The DRV832x family of devices implements a Smart Gate Drive architecture which allows the user to dynamically adjust the gate drive current without requiring external resistors to limit the gate current. Additionally, this architecture provides a variety of protection features for the external MOSFETs including automatic dead time insertion, prevent of parasitic dV/dt gate turnon, and gate fault detection.

8.3.1.1 PWM Control Modes

The DRV832x family of devices provides four different PWM control modes to support various commutation and control methods. Texas Instruments does not recommend changing the MODE pin or PWM_MODE register during operation of the power MOSFETs. Set all INHx and INLx pins to logic low before changing the MODE pin or PWM_MODE register.

⁽²⁾ The OUT pin is not a pin on the DRV8320R and DRV8323R devices, but is the regulated output voltage of the buck regulator after the output inductor.



8.3.1.1.1 6x PWM Mode (PWM_MODE = 00b or MODE Pin Tied to AGND)

In 6x PWM mode, each half-bridge supports three output states: low, high, or high-impedance (Hi-Z). The corresponding INHx and INLx signals control the output state as listed in Table 2.

 INLx
 INHx
 GLx
 GHx
 SHx

 0
 0
 L
 L
 Hi-Z

 0
 1
 L
 H
 H

L

L

L

Hi-Z

Table 2. 6x PWM Mode Truth Table

8.3.1.1.2 3x PWM Mode (PWM_MODE = 01b or MODE Pin = 47 k Ω to AGND)

0

1

1

1

In 3x PWM mode, the INHx pin controls each half-bridge and supports two output states: low or high. The INLx pin is used to put the half bridge in the Hi-Z state. If the Hi-Z state is not required, tie all INLx pins to logic high. The corresponding INHx and INLx signals control the output state as listed in Table 3.

Н

L

Table 3. 3x PWM Mode Truth Table

INLx	INHx	GLx	GHx	SHx
0	X	L	L	Hi-Z
1	0	Н	L	L
1	1	L	Н	Н

8.3.1.1.3 1x PWM Mode (PWM MODE = 10b or MODE Pin = Hi-Z)

In 1x PWM mode, the DRV832x family of devices uses 6-step block commutation tables that are stored internally. This feature allows for a three-phase BLDC motor to be controlled using one PWM sourced from a simple controller. The PWM is applied on the INHA pin and determines the output frequency and duty cycle of the half-bridges.

The half-bridge output states are managed by the INLA, INHB, and INLB pins which are used as state logic inputs. The state inputs can be controlled by an external controller or connected directly to the digital outputs of the Hall effect sensor from the motor (INLA = HALL_A, INHB = HALL_B, INLB = HALL_C). The 1x PWM mode usually operates with synchronous rectification (low-side MOSFET recirculation); however, the mode can be configured to use asynchronous rectification (MOSFET body diode freewheeling) on SPI devices. This configuration is set using the 1PWM COM bit in the SPI registers.

The INHC input controls the direction through the 6-step commutation table which is used to change the direction of the motor when Hall effect sensors are directly controlling the state of the INLA, INHB, and INLB inputs. Tie the INHC pin low if this feature is not required.

The INLC input brakes the motor by turning off all high-side MOSFETs and turning on all low-side MOSFETs when the INLC pin is pulled low. This brake is independent of the state of the other input pins. Tie the INLC pin high if this feature is not required.

Table 4. Synchronous 1x PWM Mode

LOGIC AND HALL INPUTS						GATE DRIVE OUTPUTS ⁽¹⁾							
STATE		INHC = 0		INHC = 1		PHASE A		PHASE B		PHASE C		DECORIDEION	
SIAIE	INLA	INHB	INLB	INLA	INHB	INLB	GHA	GLA	GHB	GLB	GHC	GLC	DESCRIPTION
Stop	0	0	0	0	0	0	L	L	L	L	L	L	Stop
Align	1	1	1	1	1	1	PWM	!PWM	L	Н	L	Н	Align
1	1	1	0	0	0	1	L	L	PWM	!PWM	L	Н	$B \rightarrow C$
2	1	0	0	0	1	1	PWM	!PWM	L	L	L	Н	$A \rightarrow C$
3	1	0	1	0	1	0	PWM	!PWM	L	Н	L	L	$A \rightarrow B$
4	0	0	1	1	1	0	L	L	L	Н	PWM	!PWM	$C \rightarrow B$
5	0	1	1	1	0	0	L	Н	L	L	PWM	!PWM	$C \rightarrow A$
6	0	1	0	1	0	1	L	Н	PWM	!PWM	L	L	$B \rightarrow A$

^{(1) !}PWM is the inverse of the PWM signal.



Table 5. Asynchronous 1x PWM Mode 1PWM_COM = 1 (SPI Only)

LOGIC AND HALL INPUTS						GATE DRIVE OUTPUTS							
INHC = 0			INHC = 1			PHASE A PHA		PHA	SE B	PHASE C		DECORIDEION	
STATE	INLA	INHB	INLB	INLA	INHB	INLB	GHA	GLA	GHB	GLB	GHC	GLC	DESCRIPTION
Stop	0	0	0	0	0	0	L	L	L	L	L	L	Stop
Align	1	1	1	1	1	1	PWM	L	L	Н	L	Н	Align
1	1	1	0	0	0	1	L	L	PWM	L	L	Н	$B \rightarrow C$
2	1	0	0	0	1	1	PWM	L	L	L	L	Н	$A \to C$
3	1	0	1	0	1	0	PWM	L	L	Н	L	L	$A \rightarrow B$
4	0	0	1	1	1	0	L	L	L	Н	PWM	L	$C \rightarrow B$
5	0	1	1	1	0	0	L	Н	L	L	PWM	L	$C \rightarrow A$
6	0	1	0	1	0	1	L	Н	PWM	L	L	L	$B \rightarrow A$

Figure 18 and Figure 19 show the different possible configurations in 1x PWM mode.




Figure 18. 1x PWM—Simple Controller

Figure 19. 1x PWM—Hall Effect Sensor

8.3.1.1.4 Independent PWM Mode (PWM_MODE = 11b or MODE Pin Tied to DVDD)

In independent PWM mode, the corresponding input pin independently controls each high-side and low-side gate driver. This control mode lets the DRV832x family of devices drive separate high-side and low-side loads with each half-bridge. These types of loads include unidirectional brushed DC motors, solenoids, and low-side and high-side switches. In this mode, if the system is configured in a half-bridge configuration, turning on both the high-side and low-side MOSFETs at the same time causes shoot-through.

Table 6. Independent PWM Mode Truth Table

INLx	INHx	GLx	GHx
0	0	L	L
0	1	L	Н
1	0	Н	L
1	1	Н	Н



Because the high-side and low-side V_{DS} overcurrent monitors share the SHx sense line, using the monitors when both the high-side and low-side gate drivers of one half-bridge are split and being used is not possible. In this case, connect the SHx pin to the high-side driver and disable the V_{DS} overcurrent monitors as shown in Figure 20.




Figure 20. Independent PWM High-Side and Low-Side Drivers

If the half-bridge is used to implement only a high-side or low-side driver, using the V_{DS} overcurrent monitors is still possible. Connect the SHx pin as shown in Figure 21 or Figure 22. The unused gate driver and the corresponding input can stay disconnected.




Figure 21. One High-Side Driver

Figure 22. One Low-Side Driver

8.3.1.2 Device Interface Modes

The DRV832x family of devices supports two different interface modes (SPI and hardware) to let the end application design for either flexibility or simplicity. The two interface modes share the same four pins, allowing the different versions to be pin-to-pin compatible. This compatibility lets application designers evaluate with one interface version and potentially switch to another with minimal modifications to their design.



8.3.1.2.1 Serial Peripheral Interface (SPI)

The SPI devices support a serial communication bus that lets an external controller send and receive data with the DRV832x. This support lets the external controller configure device settings and read detailed fault information. The interface is a four wire interface using the SCLK, SDI, SDO, and nSCS pins which are described as follows:

- The SCLK pin is an input that accepts a clock signal to determine when data is captured and propagated on the SDI and SDO pins.
- · The SDI pin is the data input.
- The SDO pin is the data output. The SDO pin uses an open-drain structure and requires an external pullup resistor.
- The nSCS pin is the chip select input. A logic low signal on this pin enables SPI communication with the DRV832x.

For more information on the SPI, see the SPI Communication section.

8.3.1.2.2 Hardware Interface

Hardware interface devices convert the four SPI pins into four resistor-configurable inputs which are GAIN, IDRIVE, MODE, and VDS. This conversion lets the application designer configure the most common device settings by tying the pin logic high or logic low, or with a simple pullup or pulldown resistor. This removes the requirement for an SPI bus from the external controller. General fault information can still be obtained through the nFAULT pin.

- The GAIN pin configures the gain of the current sense amplifier.
- · The IDRIVE pin configures the gate drive current strength.
- The MODE pin configures the PWM control mode.
- The VDS pin configures the voltage threshold of the V_{DS} overcurrent monitors.

For more information on the hardware interface, see the *Pin Diagrams* section.




Figure 23. SPI




Figure 24. Hardware Interface

8.3.1.3 Gate Driver Voltage Supplies

The voltage supply for the high-side gate driver is created using a doubler charge pump that operates from the VM voltage supply input. The charge pump lets the gate driver correctly bias the high-side MOSFET gate with respect to the source across a wide input supply voltage range. The charge pump is regulated to keep a fixed output voltage of V_{VM} + 11 V and supports an average output current of 25 mA. When V_{VM} is less than 12 V, the charge pump operates in full doubler mode and generates V_{VCP} = 2 × V_{VM} – 1.5 V when unloaded. The charge pump is continuously monitored for undervoltage events to prevent under-driven MOSFET conditions. The charge pump requires a X5R or X7R, 1- μ F, 16-V ceramic capacitor between the VM and VCP pins to act as the storage capacitor. Additionally, a X5R or X7R, 47-nF, VM-rated ceramic capacitor is required between the CPH and CPL pins to act as the flying capacitor.






Figure 25. Charge Pump Architecture

The voltage supply of the low-side gate driver is created using a linear regulator that operates from the VM voltage supply input. The linear regulator lets the gate driver correctly bias the low-side MOSFET gate with respect to ground. The linear regulator output is fixed at 11 V and supports an output current of 25 mA.

8.3.1.4 Smart Gate Drive Architecture

The DRV832x gate drivers use an adjustable, complimentary, push-pull topology for both the high-side and low-side drivers. This topology allows for both a strong pullup and pulldown of the external MOSFET gates.

Additionally, the gate drivers use a Smart Gate Drive architecture to provide additional control of the external power MOSFETs, additional steps to protect the MOSFETs, and optimal tradeoffs between efficiency and robustness. This architecture is implemented through two components called IDRIVE and TDRIVE which are described in the *IDRIVE: MOSFET Slew-Rate Control* section and *TDRIVE: MOSFET Gate Drive Control* section. Figure 26 shows the high-level functional block diagram of the gate driver.

The IDRIVE gate drive current and TDRIVE gate drive time should be initially selected based on the parameters of the external power MOSFET used in the system and the desired rise and fall times (see the *Application and Implementation* section).

The high-side gate driver also implements a Zener clamp diode to help protect the external MOSFET gate from overvoltage conditions in the case of external short-circuit events on the MOSFET.






Figure 26. Gate Driver Block Diagram

8.3.1.4.1 IDRIVE: MOSFET Slew-Rate Control

The IDRIVE component implements adjustable gate drive current to control the MOSFET V_{DS} slew rates. The MOSFET V_{DS} slew rates are a critical factor for optimizing radiated emissions, energy, and duration of diode recovery spikes, dV/dt gate turnon resulting in shoot-through, and switching voltage transients related to parasitics in the external half-bridge. The IDRIVE component operates on the principal that the MOSFET V_{DS} slew rates are predominately determined by the rate of gate charge (or gate current) delivered during the MOSFET V_{CS} or Miller charging region. By letting the gate driver adjust the gate current, the gate driver can effectively control the slew rate of the external power MOSFETs.

The IDRIVE component lets the DRV832x family of devices dynamically switch between gate drive currents either through a register setting on SPI devices or the IDRIVE pin on hardware interface devices. The SPI devices provide 16 I_{DRIVE} settings ranging from 10-mA to 1-A source and 20-mA to 2-A sink. Hardware interface devices provide 7 I_{DRIVE} settings within the same ranges. The setting of the gate drive current is delivered to the gate during the turnon and turnoff of the external power MOSFET for the t_{DRIVE} duration. After the MOSFET turnon or turnoff, the gate driver switches to a smaller hold I_{HOLD} current to improve the gate driver efficiency. For additional details on the IDRIVE settings, see the *Register Maps* section for the SPI devices and the *Pin Diagrams* section for the hardware interface devices.

8.3.1.4.2 TDRIVE: MOSFET Gate Drive Control

The TDRIVE component is an integrated gate drive state machine that provides automatic dead time insertion through handshaking between the high-side and low-side gate drivers, parasitic dV/dt gate turnon prevention, and MOSFET gate fault detection.

The first component of the TDRIVE state machine is automatic dead time insertion. Dead time is period of time between the switching of the external high-side and low-side MOSFETs to make sure that they do not cross conduct and cause shoot-through. The DRV832x family of devices uses V_{GS} voltage monitors to measure the MOSFET gate-to-source voltage and determine the correct time to switch instead of relying on a fixed time value. This feature lets the dead time of the gate driver adjust for variation in the system such as temperature drift and variation in the MOSFET parameters. An additional digital dead time (t_{DEAD}) can be inserted and is adjustable through the registers on SPI devices.



The second component of the TDRIVE state machine is parasitic dV/dt gate turnon prevention. To implement this component, the TDRIVE state machine enables a strong pulldown current (I_{STRONG}) on the opposite MOSFET gate whenever a MOSFET is switching. The strong pulldown occurs for the TDRIVE duration. This feature helps remove parasitic charge that couples into the MOSFET gate when the voltage half-bridge switch node slews rapidly.

The third component of the TDRIVE state machine implements a scheme for gate fault detection to detect pin-to-pin solder defects, a MOSFET gate failure, or stuck-high or stuck-low voltage condition on a MOSFET gate. This implementation occurs with a pair of V_{GS} gate-to-source voltage monitors for each half-bridge gate driver. When the gate driver receives a command to change the state of the half-bridge, it starts to monitor the gate voltage of the external MOSFET. If the V_{GS} voltage has not reached the correct threshold at the end of the t_{DRIVE} period,, the gate driver reports a fault. To make sure that a false fault is not detected, a t_{DRIVE} time should be selected that is longer than the time required to charge or discharge the MOSFET gate. The t_{DRIVE} time does not increase the PWM time and will terminate if another PWM command is received while active. For additional details on the TDRIVE settings, see the *Register Maps* section for SPI devices. The hardware interface devices have a fixed t_{DRIVE} of 4 μ s.

Figure 27 shows an example of the TDRIVE state machine in operation.




Figure 27. TDRIVE State Machine

8.3.1.4.3 Propagation Delay

The propagation delay time (t_{pd}) is measured as the time between an input logic edge to a detected output change. This time has three parts consisting of the digital input deglitcher delay, the digital propagation delay, and the delay through the analog gate drivers.

The input deglitcher prevents high-frequency noise on the input pins from affecting the output state of the gate drivers. To support multiple control modes and dead time insertion, a small digital delay is added as the input command propagates through the device. Lastly, the analog gate drivers have a small delay that contributes to the overall propagation delay of the device.

8.3.1.4.4 MOSFET V_{DS} Monitors


The gate drivers implement adjustable V_{DS} voltage monitors to detect overcurrent or short-circuit conditions on the external power MOSFETs. When the monitored voltage is greater than the V_{DS} trip point (V_{VDS_OCP}) for longer than the deglitch time (t_{OCP}) , an overcurrent condition is detected and action is taken according to the device V_{DS} fault mode.



The high-side V_{DS} monitors measure the voltage between the VDRAIN and SHx pins. In devices with three current sense amplifiers (DRV8323 and DRV8323R), the low-side V_{DS} monitors measure the voltage between the SHx and SPx pins. If the current sense amplifier is unused, tie the SP pins to the common ground point of the external half-bridges. On device options without the current sense amplifiers (DRV8320 and DRV8320R) the low-side V_{DS} monitor measures between the SHx and SLx pins.

For the SPI devices, the reference point of the low-side V_{DS} monitor can be changed between the SPx and SNx pins if desired with the LS_REF register setting.

The V_{VDS_OCP} threshold is programmable from 0.06 V to 1.88 V. For additional information on the V_{DS} monitor levels, see the *Register Maps* section for SPI devices and in the *Pin Diagrams* section hardware interface device.






Figure 28. DRV8320 and DRV8320R V_{DS} Monitors

Figure 29. DRV8323 and DRV8323R V_{DS} Monitors

8.3.1.4.5 VDRAIN Sense Pin

The DRV832x family of devices provides a separate sense pin for the common point of the high-side MOSFET drain. This pin is called VDRAIN. This pin lets the sense line for the overcurrent monitors (VDRAIN) and the power supply (VM) stay separate and prevent noise on the VDRAIN sense line. This separation also lets implementation of a small filter on the gate driver supply (VM) or insertion of a boost converter to support lower voltage operation if desired. Care must still be used when designing the filter or separate supply because VM is still the reference point for the VCP charge pump that supplies the high-side gate drive voltage (V_{GSH}). The VM supply must not drift too far from the VDRAIN supply to avoid violating the V_{GS} voltage specification of the external power MOSFETs.

8.3.2 DVDD Linear Voltage Regulator

A 3.3-V, 30-mA linear regulator is integrated into the DRV832x family of devices and is available for use by external circuitry. This regulator can provide the supply voltage for a low-power MCU or other circuitry supporting low current. The output of the DVDD regulator should be bypassed near the DVDD pin with a X5R or X7R, 1-μF, 6.3-V ceramic capacitor routed directly back to the adjacent AGND ground pin.

The DVDD nominal, no-load output voltage is 3.3 V. When the DVDD load current exceeds 30 mA, the regulator functions like a constant-current source. The output voltage drops significantly with a current load greater than 30 mA.






Figure 30. DVDD Linear Regulator Block Diagram

Use Equation 1 to calculate the power dissipated in the device by the DVDD linear regulator.

$$P = (V_{VM} - V_{DVDD}) \times I_{DVDD}$$
 (1)

For example, at a V_{VM} of 24 V, drawing 20 mA out of DVDD results in a power dissipation as shown in Equation 2.

$$P = (24 \text{ V} - 3.3 \text{ V}) \times 20 \text{ mA} = 414 \text{ mW}$$
 (2)

8.3.3 Pin Diagrams

Figure 31 shows the input structure for the logic level pins, INHx, INLx, CAL, ENABLE, nSCS, SCLK, and SDI. The input can be driven with a voltage or external resistor.




Figure 31. Logic-Level Input Pin Structure

Figure 32 shows the structure of the four level input pins, MODE and GAIN, on hardware interface devices. The input can be set with an external resistor.




Figure 32. Four Level Input Pin Structure

Figure 33 shows the structure of the seven level input pins, IDRIVE and VDS, on hardware interface devices. The input can be set with an external resistor.




Figure 33. Seven Level Input Pin Structure



Figure 34 shows the structure of the open-drain output pins, nFAULT and SDO. The open-drain output requires an external pullup resistor to function correctly.




Figure 34. Open-Drain Output Pin Structure

8.3.4 Low-Side Current Sense Amplifiers (DRV8323 and DRV8323R Only)

The DRV8323 and DRV8323R integrate three, high-performance low-side current sense amplifiers for current measurements using low-side shunt resistors in the external half-bridges. Low-side current measurements are commonly used to implement overcurrent protection, external torque control, or brushless DC commutation with the external controller. All three amplifiers can be used to sense the current in each of the half-bridge legs or one amplifier can be used to sense the sum of the half-bridge legs. The current sense amplifiers include features such as programmable gain, offset calibration, unidirectional and bidirectional support, and a voltage reference pin (VREF). If any of the three current sense amplifiers are not being used, they can be tied off by shorting the SNx pin to the SPx pin and leaving the SOx pin unconnected. Remember to connect the SPx or SNx pin to the low-side FET source, so that the overcurrent VDS monitor is still functional

8.3.4.1 Bidirectional Current Sense Operation

The SOx pin on the DRV8323 and DRV8323R outputs an analog voltage equal to the voltage across the SPx and SNx pins multiplied by the gain setting (G_{CSA}). The gain setting is adjustable between four different levels (5 V/V, 10 V/V, 20 V/V, and 40 V/V). Use Equation 3 to calculate the current through the shunt resistor.

$$I = \frac{\frac{V_{VREF}}{2} - V_{SOx}}{G_{CSA} \times R_{SENSE}}$$
(3)




Figure 35. Bidirectional Current Sense Configuration






Figure 36. Bidirectional Current Sense Output




Figure 37. Bidirectional Current Sense Regions



8.3.4.2 Unidirectional Current Sense Operation (SPI only)

On the DRV8323 and DRV8323R SPI devices, use the VREF_DIV bit to remove the VREF divider. In this case the current sense amplifier operates unidirectionally and the SOx pin outputs an analog voltage equal to the voltage across the SPx and SNx pins multiplied by the gain setting (G_{CSA}) . Use Equation 4 to calculate the current through the shunt resistor.

$$I = \frac{V_{VREF} - V_{SOx}}{G_{CSA} \times R_{SENSE}}$$
(4)




Figure 38. Unidirectional Current-Sense Configuration




Figure 39. Unidirectional Current-Sense Output




Figure 40. Unidirectional Current-Sense Regions

8.3.4.3 Auto Offset Calibration

To minimize DC offset, the DRV8323 and DRV8323R devices can perform an automatic offset calibration through the SPI registers (CSA_CAL_X) or CAL pin. When the calibration is enabled, the inputs to the amplifier are shorted, the load is disconnected, and the gain (G_{CSA}) of the amplifier is changed to the 40 V/V setting. The amplifier then goes through an automatic trim routine to minimize the input offset. The automatic trim routine requires 100 μ s to complete after the calibration is enabled. After this time, the inputs of the amplifier stay shorted, the load stays disconnected, and the gain stays at 40 V/V if further offset calibration is desired to be done by the external controller. To complete the offset calibration, the CSA_CAL_X registers or CAL pin should be taken back low. The gain is returned to the original gain setting after the device completes calibration. For the best results, perform offset calibration when the external MOSFETS are not switching to decrease the potential noise impact to the amplifier. When the current sense amplifiers go into a calibration mode, the VREF pin is set to bidirectional mode if the device is configured in unidirectional mode. The setting of the VREF pin affects the channels all three current sense amplifier, even if the CSA_CAL_X register is not set for the all channels.

8.3.4.4 MOSFET V_{DS} Sense Mode (SPI Only)

The current sense amplifiers on the DRV8323 and DRV8323R SPI devices can be configured to amplify the voltage across the external low-side MOSFET V_{DS} . This configuration lets the external controller measure the voltage drop across the MOSFET $R_{DS(on)}$ without the shunt resistor and then calculate the half-bridge current level.

To enable this mode set the CSA_FET bit to 1. The positive input of the amplifier is then internally connected to the SHx pin with an internal clamp to prevent high voltage on the SHx pin from damaging the sense amplifier inputs. During this mode of operation, the SPx pins should stay disconnected. When the CSA_FET bit is set to 1, the negative reference for the low-side V_{DS} monitor is automatically set to the SNx pin, regardless of the state of the LS_REF bit. This setting is implemented to prevent disabling of the low-side V_{DS} monitor.

If the system operates in MOSFET V_{DS} current sense mode, route the SHx and SNx pins with Kelvin connections across the drain and source of the external low-side MOSFETs.






Figure 41. Resistor Sense Configuration

Figure 42. V_{DS} Current Sense Mode

When operating in MOSFET V_{DS} current sense mode, the amplifier is enabled at the end of the t_{DRIVE} time. At this time, the amplifier input is connected to the SHx pin, and the SOx output is valid. When the low-side MOSFET receives a signal to turn off, the amplifier inputs, SPx and SNx, are shorted together internally.

8.3.5 Step-Down Buck Regulator

The DRV8320R and DRV8323R have an integrated buck regulator (LMR16006) to supply power for an external controller or system voltage rail. The LMR16006 device is a 60-V, 600-mA, buck (step-down) regulator.

The buck regulator has a very-low quiescent current during light loads to prolong battery life. The LMR16006 device improves performance during line and load transients by implementing a constant-frequency current-mode control scheme which requires less output capacitance and simplifies frequency compensation design. The LMR16006 is the LMR16006X device version that uses a 0.7-MHz switching frequency.

The LMR16006 device decreases the external component count by integrating the bootstrap recharge diode. The bias voltage for the integrated high-side MOSFET is supplied by a capacitor on the CB to SW pin. The bootstrap capacitor voltage is monitored by a UVLO circuit and turns off the high-side MOSFET when the boot voltage falls lower than a preset threshold.

The LMR16006 device can operate at high duty cycles because of the boot UVLO and then refreshes the wimp MOSFET. The output voltage can be stepped down to as low as the 0.8-V reference. The internal soft-start feature minimizes inrush currents.

For additional details, a block diagram showing the wimp MOSFET, and design information refer to the LMR16006 SIMPLE SWITCHER® 60 V 0.6 A Buck Regulators With High Efficiency Eco-mode data sheet.



8.3.5.1 Fixed Frequency PWM Control

The LMR16006 device has a fixed switching frequency and implements peak current-mode control. The output voltage is compared through external resistors on the FB pin to an internal voltage reference by an error amplifier which drives the internal COMP node. An internal oscillator initiates the turnon of the high-side power switch. The error amplifier output is compared to the high-side power switch current. When the power switch current reaches the level set by the internal COMP voltage, the power switch turns off. The internal COMP node voltage increases and decreases as the output current increases and decreases. The device implements a current limit by clamping the COMP node voltage to a maximum level.

8.3.5.2 Bootstrap Voltage (CB)

The LMR16006 device has an integrated bootstrap regulator, and requires a small ceramic capacitor between the CB and SW pins to provide the gate drive voltage for the high-side MOSFET. The CB capacitor is refreshed when the high-side MOSFET is off and the low-side diode conducts. To improve dropout, the LMR16006 device is designed to operate at 100% duty cycle as long as the CB to SW pin voltage is greater than 3 V. When the voltage from the CB to SW pin drops to less than 3 V, the high-side MOSFET turns off using a UVLO circuit which lets the low-side diode conduct and refresh the charge on the CB capacitor. Because the supply current sourced from the CB capacitor is low, the high-side MOSFET can stay on for more switching cycles than are required to refresh the capacitor. Therefore, the effective duty cycle of the switching regulator is high. Attention must be given in maximum duty-cycle applications with a light load. To make sure the SW pin can be pulled to ground to refresh the CB capacitor, an internal circuit charges the CB capacitor when the load is light or the device is working in dropout condition.

8.3.5.3 Output Voltage Setting

The output voltage is set using the feedback pin (FB) and a resistor divider connected to the output as shown in ₹ 51. The voltage of the feedback pin is 0.765 V, so the ratio of the feedback resistors sets the output voltage according to Equation 5.

$$V_{O} = 0.765 \text{ V} \times \left(1 + \left[\frac{R1}{R2}\right]\right) \tag{5}$$

Typically the starting value of R2 is from 1 k Ω to 100 k Ω . Use Equation 6 to calculate the value of R1.

$$R1 = R2 \times \left(\left[\frac{V_0}{0.765 \text{ V}} \right] - 1 \right)$$
 (6)

8.3.5.4 Enable nSHDN and VIN Undervoltage Lockout

The nSHDN pin of the LMR16006 device is an input that is tolerant of high voltages with an internal pullup circuit. The device can be enabled even if the nSHDN pin is floating. The regulator can also be turned on using 1.23-V or higher logic signals. If the use of a higher voltage is desired because of system or other constraints, a 100-k Ω or larger value resistor is recommended between the applied voltage and the nSHDN pin to help protect the device. When the nSHDN pin is pulled down to 0 V, the device turns off and goes to the lowest shutdown current mode. In shutdown mode the supply current decreases to approximately 1 μ A. If the shutdown function is unused, the nSHDN pin can be tied to the VIN pin with a 100-k Ω resistor. The maximum voltage to the nSHDN pin should not exceed 60 V. The LMR16006 device has an internal UVLO circuit to shut down the output if the input voltage falls lower than an UVLO threshold level that is internally fixed. Shutting down the output in this way makes sure the regulator is not latched into an unknown state during low input voltage conditions. The regulator powers up when the input voltage exceeds the voltage level. If the UVLO voltage must be higher, use the nSHDN pin to adjust the system UVLO by using external resistors.

8.3.5.5 Current Limit

The LMR16006 device implements current-mode control which uses the internal COMP voltage to turn off the high-side MOSFET on a cycle-by-cycle basis. Each cycle, the switch current and internal COMP voltage are compared. When the peak switch current intersects the COMP voltage, the high-side switch turns off. During overcurrent conditions that pull the output voltage low, the error amplifier responds by driving the COMP node high, increasing the switch current. The error amplifier output is clamped internally causing it to function as a switch current limit.



8.3.5.6 Overvoltage Transient Protection

The LMR16006 device incorporates an overvoltage transient protection (OVTP) circuit to minimize voltage overshoot when recovering from output fault conditions or strong unloaded transients on power supply designs with low-value output capacitance. For example, when the power supply output is overloaded, the error amplifier compares the actual output voltage to the internal reference voltage. If the voltage of the FB pin is lower than the internal reference voltage for a considerable time, the output of the error amplifier responds by clamping the error amplifier output to a high voltage, therefore requesting the maximum output current. When the condition clears, the regulator output rises and the error amplifier output transitions to the steady-state duty cycle. In some applications, the output voltage of the power supply can respond faster than the error amplifier output can respond which can result in output overshoot. The OVTP feature minimizes the output overshoot when using a low-value output capacitor by implementing a circuit to compare the FB pin voltage to the OVTP threshold which is 108% of the internal voltage reference. If the FB pin voltage is greater than the OVTP threshold, the high-side MOSFET is disabled preventing current from flowing to the output and minimizing output overshoot. When the FB voltage drops lower than the OVTP threshold, the high-side MOSFET can turn on at the next clock cycle.

8.3.5.7 Thermal Shutdown

The device implements an internal thermal shutdown to help protect the device if the junction temperature exceeds 170°C (typical). The thermal shutdown forces the device to stop switching when the junction temperature exceeds the thermal trip threshold. When the junction temperature decreases to less than 160°C (typical), the device reinitiates the power-up sequence.

8.3.6 Gate Driver Protective Circuits

The DRV832x family of devices is protected against VM undervoltage, charge pump undervoltage, MOSFET V_{DS} overcurrent, gate driver shorts, and overtemperature events.

FAULT	CONDITION	CONFIGURATION	REPORT	GATE DRIVER	LOGIC	RECOVERY
VM undervoltage (UVLO)	V _{VM} < V _{UVLO}	-	nFAULT	Hi-Z	Disabled	Automatic: V _{VM} > V _{UVLO}
Charge pump	., .,	DIS_CPUV = 0b	nFAULT	Hi-Z	Active	Automatic:
undervoltage (CPUV)	$V_{VCP} < V_{CPUV}$	DIS_CPUV = 1b	None	Active	Active	$V_{VCP} > V_{CPUV}$
		OCP_MODE = 00b	nFAULT	Hi-Z	Active	Latched: CLR_FLT, ENABLE Pulse
V _{DS} overcurrent (VDS_OCP)	$V_{DS} > V_{VDS_OCP}$	OCP_MODE = 01b	nFAULT	Hi-Z	Active	Retry: t _{RETRY}
		OCP_MODE = 10b	nFAULT	Active	Active	No action
		OCP_MODE = 11b	None	Active	Active	No action
		OCP_MODE = 00b	nFAULT	Hi-Z	Active	Latched: CLR_FLT, ENABLE Pulse
V _{SENSE} overcurrent	$V_{SP} > V_{SEN_OCP}$	OCP_MODE = 01b	nFAULT	Hi-Z	Active	Retry: t _{RETRY}
(SEN_OCP)		OCP_MODE = 10b	nFAULT	Active	Active	No action
		OCP_MODE = 11b or DIS_SEN = 1b	None	Active	Active	No action
Gate driver fault	Gate voltage stuck > t _{DRIVE}	DIS_GDF = 0b	nFAULT	Hi-Z	Active	Latched: CLR_FLT, ENABLE Pulse
(GDF)	, SMVE	DIS_GDF = 1b	None	Active	Active	No action
Thermal		OTW_REP = 0b	None	Active	Active	No action
warning (OTW)	$T_J > T_{OTW}$	OTW_REP = 1b	nFAULT	Active	Active	Automatic: $T_J < T_{OTW} - T_{HYS}$

nFAULT

Table 7. Fault Action and Response (SPI Devices)

Automatic:

 $T_J < T_{OTSD} - T_{HYS}$

Active

 $T_J > T_{OTSD}$

Thermal

(OTSD)



8.3.6.1 VM Supply Undervoltage Lockout (UVLO)

If at any time the input supply voltage on the VM pin falls lower than the V_{UVLO} threshold, all of the external MOSFETs are disabled, the charge pump is disabled, and the nFAULT pin is driven low. The FAULT and VM_UVLO bits are also latched high in the registers on SPI devices. Normal operation starts again (gate driver operation and the nFAULT pin is released) when the VM undervoltage condition clears. The VM_UVLO bit stays set until cleared through the CLR_FLT bit or an ENABLE pin reset pulse (t_{RST}).

8.3.6.2 VCP Charge Pump Undervoltage Lockout (CPUV)

If at any time the voltage on the VCP pin (charge pump) falls lower than the V_{CPUV} threshold voltage of the charge pump, all of the external MOSFETs are disabled and the nFAULT pin is driven low. The FAULT and CPUV bits are also latched high in the registers on SPI devices. Normal operation starts again (gate driver operation and the nFAULT pin is released) when the VCP undervoltage condition clears. The CPUV bit stays set until cleared through the CLR_FLT bit or an ENABLE pin reset pulse (t_{RST}). Setting the DIS_CPUV bit high on the SPI devices disables this protection feature. On hardware interface devices, the CPUV protection is always enabled.

8.3.6.3 MOSFET V_{DS} Overcurrent Protection (VDS_OCP)

A MOSFET overcurrent event is sensed by monitoring the V_{DS} voltage drop across the external MOSFET $R_{DS(on)}$. If the voltage across an enabled MOSFET exceeds the V_{VDS_OCP} threshold for longer than the t_{OCP_DEG} deglitch time, a VDS_OCP event is recognized and action is done according to the OCP_MODE bit. On hardware interface devices, the V_{VDS_OCP} threshold is set with the VDS pin, the t_{OCP_DEG} is fixed at 4 μ s, and the OCP_MODE bit is configured for 4-ms automatic retry but can be disabled by tying the VDS pin to DVDD. On SPI devices, the V_{VDS_OCP} threshold is set through the VDS_LVL SPI register, the t_{OCP_DEG} is set through the OCP_DEG SPI register, and the OCP_MODE bit can operate in four different modes: V_{DS} latched shutdown, V_{DS} automatic retry, V_{DS} report only, and V_{DS} disabled.

8.3.6.3.1 V_{DS} Latched Shutdown (OCP_MODE = 00b)

After a VDS_OCP event in this mode, all external MOSFETs are disabled and the nFAULT pin is driven low. When the external MOSFETs are disabled in this way, the driver automatically uses a lower setting for the gate drive current instead of the programmed IDRIVE setting. This setting lets any large current that may be present to be switched off slowly to minimize any inductive kickback caused by parasitic capacitance in the system. The FAULT, VDS_OCP, and corresponding MOSFET OCP bits are latched high in the SPI registers. Normal operation starts again (gate driver operation and the nFAULT pin is released) when the VDS_OCP condition clears and a clear faults command is issued either through the CLR FLT bit or an ENABLE reset pulse (t_{RST}).

8.3.6.3.2 V_{DS} Automatic Retry (OCP_MODE = 01b)

After a VDS_OCP event in this mode, all the external MOSFETs are disabled and the nFAULT pin is driven low. When the external MOSFETs are disabled in this way, the driver automatically uses a lower setting for the gate drive current instead of the programmed IDRIVE setting. This setting lets any large current that may be present to be switched off slowly to minimize any inductive kickback caused by parasitic capacitance in the system. The FAULT, VDS_OCP, and corresponding MOSFET OCP bits are latched high in the SPI registers. Normal operation starts again automatically (gate driver operation and the nFAULT pin is released) after the t_{RETRY} time elapses. The FAULT, VDS_OCP, and MOSFET OCP bits stay latched until the t_{RETRY} period expires.

8.3.6.3.3 V_{DS} Report Only (OCP_MODE = 10b)

No protective action occurs after a VDS_OCP event in this mode. The overcurrent event is reported by driving the nFAULT pin low and latching the FAULT, VDS_OCP, and corresponding MOSFET OCP bits high in the SPI registers. The gate drivers continue to operate as usual. The external controller manages the overcurrent condition by acting appropriately. The reporting clears (nFAULT pin is released) when the VDS_OCP condition clears and a clear faults command is issued either through the CLR_FLT bit or an ENABLE reset pulse (t_{RST}).

8.3.6.3.4 V_{DS} Disabled (OCP_MODE = 11b)

No action occurs after a VDS_OCP event in this mode.



8.3.6.4 V_{SENSE} Overcurrent Protection (SEN_OCP)

Half-bridge overcurrent is also monitored by sensing the voltage drop across the external current sense resistor with the SP pin. If at any time the voltage on the SP input of the CSA exceeds the V_{SEN_OCP} threshold for longer than the t_{OCP_DEG} deglitch time, a SEN_OCP event is recognized and action is done according to the OCP_MODE bit. On hardware interface devices, the V_{SENSE} threshold is fixed at 1 V, t_{OCP_DEG} is fixed at 4 μ s, and the OCP_MODE for V_{SENSE} is fixed for 4-ms automatic retry. On SPI devices, the V_{SENSE} threshold is set through the SEN_LVL SPI register, the t_{OCP_DEG} is set through the OCP_DEG SPI register, and the OCP_MODE bit can operate in four different modes: V_{SENSE} latched shutdown, V_{SENSE} automatic retry, V_{SENSE} report only, and V_{SENSE} disabled.

8.3.6.4.1 V_{SENSE} Latched Shutdown (OCP_MODE = 00b)

After a SEN_OCP event in this mode, all the external MOSFETs are disabled and the nFAULT pin is driven low. The FAULT and SEN_OCP bits are latched high in the SPI registers. Normal operation starts again (gate driver operation and the nFAULT pin is released) when the SEN_OCP condition clears and a clear faults command is issued either through the CLR_FLT bit or an ENABLE reset pulse (t_{RST}).

8.3.6.4.2 V_{SENSE} Automatic Retry (OCP_MODE = 01b)

After a SEN_OCP event in this mode, all the external MOSFETs are disabled and the nFAULT pin is driven low. The FAULT, SEN_OCP, and corresponding sense OCP bits are latched high in the SPI registers. Normal operation starts again automatically (gate driver operation and the nFAULT pin is released) after the t_{RETRY} time elapses. The FAULT, SEN_OCP, and sense OCP bits stay latched until the t_{RETRY} period expires.

8.3.6.4.3 V_{SENSE} Report Only (OCP_MODE = 10b)

No protective action occurs after a SEN_OCP event in this mode. The overcurrent event is reported by driving the nFAULT pin low and latching the FAULT and SEN_OCP bits high in the SPI registers. The gate drivers continue to operate. The external controller manages the overcurrent condition by acting appropriately. The reporting clears (nFAULT released) when the SEN_OCP condition clears and a clear faults command is issued either through the CLR_FLT bit or an ENABLE reset pulse (t_{RST}).

8.3.6.4.4 V_{SENSE} Disabled (OCP_MODE = 11b or DIS_SEN = 1b)

No action occurs after a SEN_OCP event in this mode. The SEN_OCP bit can be disabled independently of the VDS_OCP bit by using the DIS_SEN SPI register.

8.3.6.5 Gate Driver Fault (GDF)

The GHx and GLx pins are monitored such that if the voltage on the external MOSFET gate does not increase or decrease after the t_{DRIVE} time, a gate driver fault is detected. This fault may be encountered if the GHx or GLx pins are shorted to the PGND, SHx, or VM pins. Additionally, a gate driver fault may be encountered if the selected I_{DRIVE} setting is not sufficient to turn on the external MOSFET within the t_{DRIVE} period. After a gate drive fault is detected, all external MOSFETs are disabled and the nFAULT pin driven low. In addition, the FAULT, GDF, and corresponding VGS bits are latched high in the SPI registers. Normal operation starts again (gate driver operation and the nFAULT pin is released) when the gate driver fault condition clears and a clear faults command is issued either through the CLR_FLT bit or an ENABLE reset pulse (t_{RST}). On SPI devices, setting the DIS_GDF bit high disables this protection feature.

Gate driver faults can indicate that the selected I_{DRIVE} or t_{DRIVE} settings are too low to slew the external MOSFET in the desired time. Increasing either the I_{DRIVE} or t_{DRIVE} setting can resolve gate driver faults in these cases. Alternatively, if a gate-to-source short occurs on the external MOSFET, a gate driver fault is reported because of the MOSFET gate not turning on.

8.3.6.6 Thermal Warning (OTW)

If the die temperature exceeds the trip point of the thermal warning (T_{OTW}), the OTW bit is set in the registers of SPI devices. The device performs no additional action and continues to function. When the die temperature falls lower than the hysteresis point of the thermal warning, the OTW bit clears automatically. The OTW bit can also be configured to report on the nFAULT pin by setting the OTW_REP bit to 1 through the SPI registers.



8.3.6.7 Thermal Shutdown (OTSD)

If the die temperature exceeds the trip point of the thermal shutdown limit (T_{OTSD}), all the external MOSFETs are disabled, the charge pump is shut down, and the nFAULT pin is driven low. In addition, the FAULT and TSD bits are latched high. Normal operation starts again (gate driver operation and the nFAULT pin is released) when the overtemperature condition clears. The TSD bit stays latched high indicating that a thermal event occurred until a clear fault command is issued either through the CLR_FLT bit or an ENABLE reset pulse (t_{RST}). This protection feature cannot be disabled.

8.4 Device Functional Modes

8.4.1 Gate Driver Functional Modes

8.4.1.1 Sleep Mode

The ENABLE pin manages the state of the DRV832x family of devices. When the ENABLE pin is low, the device goes to a low-power sleep mode. In sleep mode, all gate drivers are disabled, sense amplifiers (if present) are disabled, all external MOSFETs are disabled, the charge pump is disabled, the DVDD regulator is disabled, and the SPI bus is disabled. The LMR16006X buck regulator (if present) is not controlled by the ENABLE pin and can be operated independently of the gate driver. The t_{SLEEP} time must elapse after a falling edge on the ENABLE pin before the device goes to sleep mode. The device comes out of sleep mode automatically if the ENABLE pin is pulled high. The t_{WAKE} time must elapse before the device is ready for inputs.

In sleep mode and when V_{VM} < V_{UVLO} , all external MOSFETs are disabled. The high-side gate pins, GHx, are pulled to the SHx pin by an internal resistor and the low-side gate pins, GLx, are pulled to the PGND pin by an internal resistor.

NOTE

During power up and power down of the device through the ENABLE pin, the nFAULT pin is held low as the internal regulators enable or disable. After the regulators have enabled or disabled, the nFAULT pin is automatically released. The duration that the nFAULT pin is low does not exceed the $t_{\rm SLEEP}$ or $t_{\rm WAKE}$ time.

8.4.1.2 Operating Mode

When the ENABLE pin is high and the V_{VM} voltage is greater than the V_{UVLO} voltage, the device goes to operating mode. The t_{WAKE} time must elapse before the device is ready for inputs. In this mode the charge pump, low-side gate regulator, DVDD regulator, and SPI bus are active

8.4.1.3 Fault Reset (CLR_FLT or ENABLE Reset Pulse)

In the case of device latched faults, the DRV832x family of devices goes to a partial shutdown state to help protect the external power MOSFETs and system.

When the fault condition clears, the device can go to the operating state again by either setting the CLR_FLT SPI bit on SPI devices or issuing a reset pulse to the ENABLE pin on either interface variant. The ENABLE reset pulse (t_{RST}) consists of a high-to-low-to-high transition on the ENABLE pin. The low period of the sequence should fall with the t_{RST} time window or else the device will start the complete shutdown sequence. The reset pulse has no effect on any of the regulators, device settings, or other functional blocks



Device Functional Modes (continued)

8.4.2 Buck Regulator Functional Modes

8.4.2.1 Continuous Conduction Mode (CCM)

The LMR16006 integrated buck regulator steps the input voltage down to a lower output voltage. In continuous conduction mode (when the inductor current never reaches zero at CCM), the buck regulator operates in two cycles. The power switch is connected between the VIN and SW pins. During the first cycle of operation, the transistor is closed and the diode is reverse biased. Energy is collected in the inductor and the load current is supplied by the C_{OUT} capacitor and the rising current through the inductor. During the second cycle of operation, the transistor is open and the diode is forward biased because the inductor current cannot instantaneously change direction. The energy stored in the inductor is transferred to the load and output capacitor. The ratio of these two cycles determines the output voltage. Equation 7 and Equation 8 define the approximate output voltage.

$$D = \frac{V_O}{V_{VIN}}$$

where

$$D' = (1 - D) \tag{8}$$

The value of D and D' is required for design calculations.

8.4.2.2 Eco-mode™ Control Scheme

The LMR16006 device operates with the Eco-mode control scheme at light-load currents to improve efficiency by reducing switching and gate drive losses. The LMR16006 device is designed so that if the output voltage is within regulation and the peak switch current at the end of any switching cycle is less than the sleep-current threshold, $I_{\text{INDUCTOR}} \leq 80$ mA, the device goes to Eco-mode. For Eco-mode operation, the LMR16006 device senses peak current, not average or load current, so the load current when the device goes to Eco-mode is dependent on the input voltage, the output voltage, and the value of the output inductor. When the load current is low and the output voltage is within regulation, the device goes to Eco-mode and draws only 28- μ A input quiescent current.

8.5 Programming

This section applies only to the DRV832x SPI devices.

8.5.1 SPI Communication

8.5.1.1 SPI

On DRV832x SPI devices, an SPI bus is used to set device configurations, operating parameters, and read out diagnostic information. The SPI operates in slave mode and connects to a master controller. The SPI input data (SDI) word consists of a 16-bit word, with a 5-bit command and 11 bits of data. The SPI output data (SDO) word consists of 11-bit register data. The first 5 bits are don't care bits.

A valid frame must meet the following conditions:

- The SCLK pin should be low when the nSCS pin transitions from high to low and from low to high.
- The nSCS pin should be pulled high for at least 400 ns between words.
- When the nSCS pin is pulled high, any signals at the SCLK and SDI pins are ignored and the SDO pin is placed in the Hi-Z state.
- Data is captured on the falling edge of the SCLK pin and data is propagated on the rising edge of the SCLK pin.
- The most significant bit (MSB) is shifted in and out first.
- A full 16 SCLK cycles must occur for transaction to be valid.
- If the data word sent to the SDI pin is less than or more than 16 bits, a frame error occurs and the data word is ignored.
- For a write command, the existing data in the register being written to is shifted out on the SDO pin following

Programming (continued)

the 5-bit command data.

The SPI registers are reset to the default settings on power up, when the device is enters sleep mode, and when a UVLO fault occurs.

8.5.1.1.1 SPI Format

The SDI input data word is 16 bits long and consists of the following format:

- 1 read or write bit, W (bit B15)
- 4 address bits, A (bits B14 through B11)
- 11 data bits, D (bits B11 through B0)

The SDO output data word is 16 bits long and the first 5 bits are don't care bits. The data word is the content of the register being accessed.

For a write command (W0 = 0), the response word on the SDO pin is the data currently in the register being written to.

For a read command (W0 = 1), the response word is the data currently in the register being read.

Table 8. SDI Input Data Word Format

R/W		ADDI	RESS			DATA									
B15	B14	B13	B12	B11	B10	В9	B8	B7	B6	B5	B4	В3	B2	B1	B0
WO	А3	A2	A1	A0	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0

Table 9. SDO Output Data Word Format

	DON'	T CARE	BITS						DATA						
B15	B14	B13	B12	B11	B10	B10 B9 B8 B7 B6 B5 B4 B3 B2 B1 B0							В0		
Х	Х	Х	Х	Х	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0




Figure 43. SPI Slave Timing Diagram

www.ti.com.cn

8.6 Register Maps

This section applies only to the DRV832x SPI devices.

NOTE

Do not modify reserved registers or addresses not listed in the register map (Table 10). Writing to these registers may have unintended effects. For all reserved bits, the default value is 0. To help prevent erroneous SPI writes from the master controller, set the LOCK bits to lock the SPI registers.

Table 10. DRV832xS and DRV832xRS Register Map

Name	10	9	8	7	6	5	4	3	2	1	0	Туре	Address
					DF	RV8320S and DR	/8320RS						
Fault Status 1	FAULT	VDS_OCP	GDF	UVLO	OTSD	VDS_HA	VDS_LA	VDS_HB	VDS_LB	VDS_HC	VDS_LC	R	0h
VGS Status 2	SA_OC	SB_OC	SC_OC	OTW	CPUV	VGS_HA	VGS_LA	VGS_HB	VGS_LB	VGS_HC	VGS_LC	R	1h
Driver Control	Reserved	DIS_CPUV	DIS_GDF	OTW_REP	PWM	_MODE	1PWM_COM	1PWM_DIR	COAST	BRAKE	CLR_FLT	RW	2h
Gate Drive HS		LOCK			IDRIV	EP_HS			IDRIVE	EN_HS		RW	3h
Gate Drive LS	CBC	TDF	RIVE		IDRIV	EP_LS			IDRIVI	EN_LS		RW	4h
OCP Control	TRETRY	DEAD	_TIME	OCP_	MODE	OCP	DEG		VDS	LVL		RW	5h
Reserved					Reserved							RW	6h
Reserved						Reserved						RW	7h
					DF	RV8323S and DR\	/8323RS						
Fault Status 1	FAULT	VDS_OCP	GDF	UVLO	OTSD	VDS_HA	VDS_LA	VDS_HB	VDS_LB	VDS_HC	VDS_LC	R	0h
VGS Status 2	SA_OC	SB_OC	SC_OC	OTW	CPUV	VGS_HA	VGS_LA	VGS_HB	VGS_LB	VGS_HC	VGS_LC	R	1h
Driver Control	Reserved	DIS_CPUV	DIS_GDF	OTW_REP	PWM	MODE	1PWM_COM	1PWM_DIR	COAST	BRAKE	CLR_FLT	RW	2h
Gate Drive HS		LOCK			IDRIVEP_HS IDRIVEN_HS							RW	3h
Gate Drive LS	CBC	TDF	RIVE		IDRIVEP_LS IDRIVEN_LS							RW	4h
OCP Control	TRETRY	DEAD	_TIME	OCP_	OCP_MODE OCP_DEG VDS_LVL						RW	5h	
CSA Control	CSA_FET	VREF_DIV	LS_REF	CSA	CSA_GAIN DIS_SEN CSA_CAL_A CSA_CAL_B CSA_CAL_C SEN_LVL							RW	6h
Reserved		Reserved										RW	7h



8.6.1 Status Registers

The status registers are used to reporting warning and fault conditions. The status registers are read-only registers

Complex bit access types are encoded to fit into small table cells. Table 11 shows the codes that are used for access types in this section.

Table 11. Status Registers Access Type Codes

Access Type	Code	Description
Read Type		
R	R	Read
Reset or Defaul	t Value	
-n		Value after reset or the default value

8.6.1.1 Fault Status Register 1 (address = 0x00)

The fault status register 1 is shown in Figure 44 and described in Table 12.

Register access type: Read only

Figure 44. Fault Status Register 1




Table 12. Fault Status Register 1 Field Descriptions

Bit	Field	Туре	Default	Description
10	FAULT	R	0b	Logic OR of FAULT status registers. Mirrors nFAULT pin.
9	VDS_OCP	R	0b	Indicates VDS monitor overcurrent fault condition
8	GDF	R	0b	Indicates gate drive fault condition
7	UVLO	R	0b	Indicates undervoltage lockout fault condition
6	OTSD	R	0b	Indicates overtemperature shutdown
5	VDS_HA	R	0b	Indicates VDS overcurrent fault on the A high-side MOSFET
4	VDS_LA	R	0b	Indicates VDS overcurrent fault on the A low-side MOSFET
3	VDS_HB	R	0b	Indicates VDS overcurrent fault on the B high-side MOSFET
2	VDS_LB	R	0b	Indicates VDS overcurrent fault on the B low-side MOSFET
1	VDS_HC	R	0b	Indicates VDS overcurrent fault on the C high-side MOSFET
0	VDS_LC	R	0b	Indicates VDS overcurrent fault on the C low-side MOSFET



8.6.1.2 Fault Status Register 2 (address = 0x01)

The fault status register 2 is shown in Figure 45 and described in Table 13.

Register access type: Read only

Figure 45. Fault Status Register 2

10	9	8	7	6	5	4	3	2	1	0
SA_OC	SB_OC	SC_OC	OTW	CPUV	VGS_HA	VGS_LA	VGS_HB	VGS_LB	VGS_HC	VGS_LC
R-0b	R-0b	R-0b	R-0b	R-0b	R-0b	R-0b	R-0b	R-0b	R-0b	R-0b

Table 13. Fault Status Register 2 Field Descriptions

Bit	Field	Туре	Default	Description
10	SA_OC	R	0b	Indicates overcurrent on phase A sense amplifier (DRV8323xS)
9	SB_OC	R	0b	Indicates overcurrent on phase B sense amplifier (DRV8323xS)
8	SC_OC	R	0b	Indicates overcurrent on phase C sense amplifier (DRV8323xS)
7	OTW	R	0b	Indicates overtemperature warning
6	CPUV	R	0b	Indicates charge pump undervoltage fault condition
5	VGS_HA	R	0b	Indicates gate drive fault on the A high-side MOSFET
4	VGS_LA	R	0b	Indicates gate drive fault on the A low-side MOSFET
3	VGS_HB	R	0b	Indicates gate drive fault on the B high-side MOSFET
2	VGS_LB	R	0b	Indicates gate drive fault on the B low-side MOSFET
1	VGS_HC	R	0b	Indicates gate drive fault on the C high-side MOSFET
0	VGS_LC	R	0b	Indicates gate drive fault on the C low-side MOSFET



8.6.2 Control Registers

The control registers are used to configure the device. The control registers are read and write capable

Complex bit access types are encoded to fit into small table cells. Table 14 shows the codes that are used for access types in this section.

Table 14. Control Registers Access Type Codes

Access Type	Code	Description
Read Type		
R	R	Read
Write Type		
W	W	Write
Reset or Defaul	t Value	
-n		Value after reset or the default value

8.6.2.1 Driver Control Register (address = 0x02)

The driver control register is shown in Figure 46 and described in Table 15.

Register access type: Read/Write

Figure 46. Driver Control Register

10	9	8	7	6	5	4	3	2	1	0
Reserved	DIS _CPUV	DIS _GDF	OTW _REP	PWM_	MODE	1PWM _COM	1PWM _DIR	COAST	BRAKE	CLR _FLT
R/W-0b	R/W-0b	R/W-0b	R/W-0b	R/W	-00b	R/W-0b	R/W-0b	R/W-0b	R/W-0b	R/W-0b

Table 15. Driver Control Field Descriptions

Bit	Field	Туре	Default	Description
10	Reserved	R/W	0b	Reserved
9	DIS_CPUV	R/W	0b	0b = Charge pump UVLO fault is enabled 1b = Charge pump UVLO fault is disabled
8	DIS_GDF	R/W	0b	0b = Gate drive fault is enabled 1b = Gate drive fault is disabled
7	OTW_REP	R/W	0b	0b = OTW is not reported on nFAULT or the FAULT bit 1b = OTW is reported on nFAULT and the FAULT bit
6-5	PWM_MODE	R/W	00b	00b = 6x PWM Mode 01b = 3x PWM mode 10b = 1x PWM mode 11b = Independent PWM mode
4	1PWM_COM	R/W	0b	0b = 1x PWM mode uses synchronous rectification 1b = 1x PWM mode uses asynchronous rectification (diode freewheeling)
3	1PWM_DIR	R/W	0b	In 1x PWM mode this bit is ORed with the INHC (DIR) input
2	COAST	R/W	0b	Write a 1 to this bit to put all MOSFETs in the Hi-Z state
1	BRAKE	R/W	0b	Write a 1 to this bit to turn on all three low-side MOSFETs in 1x PWM mode. This bit is ORed with the INLC (BRAKE) input.
0	CLR_FLT	R/W	0b	Write a 1 to this bit to clear latched fault bits. This bit automatically resets after being written.



8.6.2.2 Gate Drive HS Register (address = 0x03)

The gate drive HS register is shown in Figure 47 and described in Table 16.

Register access type: Read/Write

Figure 47. Gate Drive HS Register




Table 16. Gate Drive HS Field Descriptions

Bit	Field	Туре	Default	Description
10-8	LOCK	R/W	011b	Write 110b to lock the settings by ignoring further register writes except to these bits and address 0x02 bits 0-2. Writing any sequence other than 110b has no effect when unlocked. Write 011b to this register to unlock all registers. Writing any sequence other than 011b has no effect when locked.
7-4	IDRIVEP_HS	R/W	1111b	0000b = 10 mA 0001b = 30 mA 0010b = 60 mA 0011b = 80 mA 0100b = 120 mA 0101b = 140 mA 0110b = 170 mA 0111b = 190 mA 1000b = 260 mA 1001b = 330 mA 1010b = 370 mA 1011b = 440 mA 1100b = 570 mA 1111b = 680 mA 1111b = 1000 mA
3-0	IDRIVEN_HS	R/W	1111b	0000b = 20 mA 0001b = 60 mA 0010b = 120 mA 0011b = 160 mA 0100b = 240 mA 0110b = 280 mA 0110b = 340 mA 0111b = 380 mA 1000b = 520 mA 1001b = 660 mA 1010b = 740 mA 1011b = 880 mA 1100b = 1140 mA 1101b = 1360 mA 1110b = 1640 mA



8.6.2.3 Gate Drive LS Register (address = 0x04)

The gate drive LS register is shown in Figure 48 and described in Table 17.

Register access type: Read/Write

Figure 48. Gate Drive LS Register




Table 17. Gate Drive LS Register Field Descriptions

Bit	Field	Туре	Default	Description	
10	CBC	R/W	1b	Cycle-by cycle operation. In retry OCP_MODE, for both VDS_OCP and SEN_OCP, the fault is automatically cleared when a PWM input is given	
9-8	TDRIVE	R/W	11b	00b = 500-ns peak gate-current drive time 01b = 1000-ns peak gate-current drive time 10b = 2000-ns peak gate-current drive time 11b = 4000-ns peak gate-current drive time	
7-4	IDRIVEP_LS	R/W	1111b	0000b = 10 mA 0001b = 30 mA 0010b = 60 mA 0011b = 80 mA 0100b = 120 mA 0101b = 140 mA 0110b = 170 mA 0111b = 190 mA 1000b = 260 mA 1001b = 330 mA 1010b = 370 mA 1011b = 440 mA 1100b = 570 mA 1111b = 820 mA	
3-0	IDRIVEN_LS	R/W	1111b	0000b = 20 mA 0001b = 60 mA 0010b = 120 mA 0011b = 160 mA 0100b = 240 mA 0101b = 280 mA 0110b = 340 mA 0111b = 380 mA 1000b = 520 mA 1001b = 660 mA 1010b = 740 mA 1011b = 880 mA 1110b = 1140 mA 1110b = 1640 mA 1111b = 2000 mA	



8.6.2.4 OCP Control Register (address = 0x05)

The OCP control register is shown in Figure 49 and described in Table 18.

Register access type: Read/Write

Figure 49. OCP Control Register




Table 18. OCP Control Field Descriptions

	1αρίο 10. 001			Control Field Descriptions		
Bit	Field	Туре	Default Description			
10	TRETRY	R/W	0b	0b = VDS_OCP and SEN_OCP retry time is 4 ms		
				1b = VDS_OCP and SEN_OCP retry time is 50 μs		
9-8	DEAD_TIME	R/W	01b	00b = 50-ns dead time		
				01b = 100-ns dead time		
				10b = 200-ns dead time		
				11b = 400-ns dead time		
7-6	OCP_MODE	R/W	01b	00b = Overcurrent causes a latched fault		
				01b = Overcurrent causes an automatic retrying fault		
				10b = Overcurrent is report only but no action is taken		
				11b = Overcurrent is not reported and no action is taken		
5-4	OCP_DEG	R/W	01b	00b = Overcurrent deglitch time of 2 μs		
				01b = Overcurrent deglitch time of 4 μs		
				10b = Overcurrent deglitch time of 6 μs		
				11b = Overcurrent deglitch time of 8 μs		
3-0	VDS_LVL	R/W	1001b	0000b = 0.06 V		
				0001b = 0.13 V		
				0010b = 0.2 V		
				0011b = 0.26 V		
				0100b = 0.31 V		
				0101b = 0.45 V		
				0110b = 0.53 V		
				0111b = 0.6 V		
				1000b = 0.68 V		
				1001b = 0.75 V		
				1010b = 0.94 V		
				1011b = 1.13 V		
				1100b = 1.3 V		
				1101b = 1.5 V		
				1110b = 1.7 V		
			1	1111b = 1.88 V		



8.6.2.5 CSA Control Register (DRV8323x Only) (address = 0x06)

The CSA control register is shown in Figure 50 and described in Table 19.

Register access type: Read/Write

This register is only available with the DRV8323x family of devices.

Figure 50. CSA Control Register

10	9	8	7	6	5	4	3	2	1	0
CSA _FET	VREF _DIV	LS _REF	CS _GA		DIS _SEN	CSA _CAL_A	CSA _CAL_B	CSA _CAL_C	SEN _LVL	
R/W-0b	R/W-1b	R/W-0b	R/W-	10b	R/W-0b	R/W-0b	R/W-0b	R/W-0b	R/W-11	b

Table 19. CSA Control Field Descriptions

	Table 19. COA Control Field Descriptions						
Bit	Field	Туре	Default	Description			
10	CSA_FET	R/W	0b	0b = Current sense amplifier positive input is SPx 1b = Current sense amplifier positive input is SHx (also automatically sets the LS_REF bit to 1)			
9	VREF_DIV	R/W	1b	0b = Current sense amplifier reference voltage is VREF (unidirectional mode)			
				1b = Current sense amplifier reference voltage is VREF divided by 2			
8	LS_REF	R/W	0b	0b = VDS_OCP for the low-side MOSFET is measured across SHx to SPx			
				1b = VDS_OCP for the low-side MOSFET is measured across SHx to SNx			
7-6	CSA_GAIN	R/W	10b	00b = 5-V/V current sense amplifier gain			
				01b = 10-V/V current sense amplifier gain			
				10b = 20-V/V current sense amplifier gain			
				11b = 40-V/V current sense amplifier gain			
5	DIS_SEN	R/W	0b	0b = Sense overcurrent fault is enabled			
				1b = Sense overcurrent fault is disabled			
4	CSA_CAL_A	R/W	0b	0b = Normal current sense amplifier A operation			
				1b = Short inputs to current sense amplifier A for offset calibration			
3	CSA_CAL_B	R/W	0b	0b = Normal current sense amplifier B operation			
				1b = Short inputs to current sense amplifier B for offset calibration			
2	CSA_CAL_C	R/W	0b	0b = Normal current sense amplifier C operation			
				1b = Short inputs to current sense amplifier C for offset calibration			
1-0	SEN_LVL	R/W	11b	00b = Sense OCP 0.25 V			
				01b = Sense OCP 0.5 V			
				10b = Sense OCP 0.75 V			
				11b = Sense OCP 1 V			



9 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The DRV832x family of devices is primarily used in applications for three-phase brushless DC motor control. The design procedures in the *Typical Application* section highlight how to use and configure the DRV832x family of devices.

9.2 Typical Application

9.2.1 Primary Application

The DRV8323R SPI device is used in this application example.



Typical Application (接下页)




图 51. Primary Application Schematic



Typical Application (接下页)

9.2.1.1 Design Requirements

表 20 lists the example input parameters for the system design.

表 20. Design Parameters

EXAMPLE DESIGN PARAMETER	REFERENCE	EXAMPLE VALUE		
Nominal supply voltage	V	24 V		
Supply voltage range	V _{VM}	8 V to 45 V		
MOSFET part number		CSD18536KCS		
MOSFET total gate charge	Q_g	83 nC (typical) at V _{VGS} = 10 V		
MOSFET gate to drain charge	Q _{gd}	14 nC (typical)		
Target output rise time	t _r	100 to 300 ns		
Target output fall time	t _f	50 to 150 ns		
PWM Frequency	$f_{\sf PWM}$	45 kHz		
Buck regulator output voltage	V _{vcc}	3.3 V		
Maximum motor current	I _{max}	100 A		
ADC reference voltage	V_{VREF}	3.3 V		
Winding sense current range	I _{SENSE}	-40 A to +40 A		
Motor RMS current	I _{RMS}	28.3 A		
Sense resistor power rating	P _{SENSE}	2 W		
System ambient temperature	T _A	-20°C to +105°C		

9.2.1.2 Detailed Design Procedure

9.2.1.2.1 External MOSFET Support

The DRV832x MOSFET support is based on the capacity of the charge pump and PWM switching frequency of the output. For a quick calculation of MOSFET driving capacity, use 公式 9 and 公式 10 for three phase BLDC motor applications.

Trapezoidal 120° Commutation: $I_{VCP} > Q_g \times f_{PWM}$

where

- f_{PWM} is the maximum desired PWM switching frequency.
- I_{VCP} is the charge pump capacity, which depends on the VM pin voltage.
- The multiplier based on the commutation control method, may vary based on implementation. (9)

Sinusoidal 180° Commutation: $I_{VCP} > 3 \times Q_0 \times f_{PWM}$ (10)

9.2.1.2.1.1 Example

If a system with a V_{VM} voltage of 8 V (I_{VCP} = 15 mA) uses a maximum PWM switching frequency of 45 kHz, then the charge pump can support MOSFETs using trapezoidal commutation with a Q_g less than 333 nC, and MOSFETs using sinusoidal commutation with a Q_g less than 111 nC.

9.2.1.2.2 IDRIVE Configuration

The strength of the gate drive current, I_{DRIVE} , is selected based on the gate-to-drain charge of the external MOSFETs and the target rise and fall times at the outputs. If I_{DRIVE} is selected to be too low for a given MOSFET, then the MOSFET may not turn on completely within the t_{DRIVE} time and a gate drive fault may be asserted. Additionally, slow rise and fall times result in higher switching power losses. TI recommends adjusting these values in the system with the required external MOSFETs and motor to determine the best possible setting for any application.

The I_{DRIVEP} and I_{DRIVEN} current for both the low-side and high-side MOSFETs are independently adjustable on SPI devices through the SPI registers. On hardware interface devices, both source and sink settings are selected at the same time on the IDRIVE pin.

(12)



For MOSFETs with a known gate-to-drain charge Q_{gd} , desired rise time (t_r) , and a desired fall time (t_f) , use $\triangle \vec{\exists}$ 11 and $\triangle \vec{\exists}$ 12 to calculate the value of I_{DRIVEP} and I_{DRIVEN} (respectively).

$$I_{DRIVEP} > \frac{Q_{gd}}{t_r}$$

$$I_{DRIVEN} > \frac{Q_{gd}}{t_r}$$
(11)

9.2.1.2.2.1 Example

Use $\Delta \vec{x}$ 13 and $\Delta \vec{x}$ 14 to calculate the value of $I_{DRIVEP1}$ and $I_{DRIVEP2}$ (respectively) for a gate-to-drain charge of 14 nC and a rise time from 100 to 300 ns.

$$I_{DRIVEP1} = \frac{14 \text{ nC}}{100 \text{ ns}} = 140 \text{ mA}$$

$$14 \text{ nC} \qquad 47 \text{ A}$$
(13)

$$I_{DRIVEP2} = \frac{14 \text{ nC}}{300 \text{ ns}} = 47 \text{ mA}$$
 (14)

Select a value for I_{DRIVEP} that is between 47 mA and 140 mA. For this example, the value of I_{DRIVEP} was selected as 120-mA source.

Use $\Delta \vec{x}$ 15 and $\Delta \vec{x}$ 16 to calculate the value of $I_{DRIVEN1}$ and $I_{DRIVEN2}$ (respectively) for a gate-to-drain charge of 14 nC and a fall time from 50 to 150 ns.

$$I_{DRIVEN1} = \frac{14 \text{ nC}}{50 \text{ ns}} = 280 \text{ mA}$$
 (15)

$$I_{DRIVEN2} = \frac{14 \text{ nC}}{150 \text{ ns}} = 93 \text{ mA}$$
 (16)

Select a value for I_{DRIVEN} that is between 93 mA and 280 mA. For this example, the value of I_{DRIVEN} was selected as 240-mA sink.

9.2.1.2.3 V_{DS} Overcurrent Monitor Configuration

The V_{DS} monitors are configured based on the worst-case motor current and the $R_{DS(on)}$ of the external MOSFETs as shown in $\Delta \pm 17$.

$$V_{DS_OCP} > I_{max} \times R_{DS(on)max}$$
(17)

9.2.1.2.3.1 Example

The goal of this example is to set the V_{DS} monitor to trip at a current greater than 100 A. According to the CSD18536KCS 60 V N-Channel NexFETTM Power MOSFET data sheet, the R_{DS(on)} value is 1.8 times higher at 175°C, and the maximum R_{DS(on)} value at a V_{GS} of 10 V is 1.6 m Ω . From these values, the approximate worst-case value of R_{DS(on)} is 1.8 x 1.6 m Ω = 2.88 m Ω .

Using 公式 17 with a value of 2.88 m Ω for $R_{DS(on)}$ and a worst-case motor current of 100 A, 公式 18 shows the calculated the value of the V_{DS} monitors.

$$V_{DS_OCP} > 100 \text{ A} \times 2.88 \text{ m}\Omega$$

$$V_{DS_OCP} > 0.288 \text{ V}$$
 (18)

For this example, the value of $V_{DS\ OCP}$ was selected as 0.31 V.

The SPI devices allow for adjustment of the deglitch time for the V_{DS} overcurrent monitor. The deglitch time can be set to 2 μ s, 4 μ s, 6 μ s, or 8 μ s.

9.2.1.2.4 Sense Amplifier Bidirectional Configuration (DRV8323 and DRV8323R)

The sense amplifier gain on the DRV8323, DRV8323R devices and sense resistor value are selected based on the target current range, VREF voltage supply, power rating of the sense resistor, and operating temperature range. In bidirectional operation of the sense amplifier, the dynamic range at the output is approximately calculated as shown in Δ 式 19.



$$V_{O} = (V_{VREF} - 0.25 \text{ V}) - \frac{V_{VREF}}{2}$$
 (19)

Use Δ 式 20 to calculate the approximate value of the selected sense resistor with V_O calculated using Δ 式 19.

$$R = \frac{V_O}{A_V \times I} \qquad P_{SENSE} > I_{RMS}^2 \times R \tag{20}$$

From 公式 19 and 公式 20, select a target gain setting based on the power rating of the target sense resistor.

9.2.1.2.4.1 Example

In this system example, the value of the VREF voltage is 3.3 V with a sense current from -40 to +40 A. The linear range of the SOx output is 0.25 V to $V_{VREF} - 0.25$ V (from the V_{LINEAR} specification). The differential range of the sense amplifier input is -0.3 to +0.3 V (V_{DIFF}).

$$V_{O} = (3.3 \text{ V} - 0.25 \text{ V}) - \frac{3.3 \text{ V}}{2} = 1.4 \text{ V}$$
 (21)

$$R = \frac{1.4 \text{ V}}{A_{V} \times 40 \text{ A}} \qquad 2 \text{ W} > 28.3^{2} \times R \rightarrow R < 2.5 \text{ m}\Omega$$
 (22)


$$2.5 \text{ m}\Omega > \frac{1.4 \text{ V}}{\text{A}_{\text{V}} \times 40 \text{ A}} \rightarrow \text{A}_{\text{V}} > 14$$
 (23)

Therefore, the gain setting must be selected as 20 V/V or 40 V/V and the value of the sense resistor must be less than 2.5 m Ω to meet the power rating for the sense resistor. For this example, the gain setting was selected as 20 V/V. The value of the resistor and worst case current can be verified that R < 2.5 m Ω and I_{max} = 40 A does not violate the differential range specification of the sense amplifier input (V_{SPxD}).


9.2.1.2.5 Buck Regulator Configuration (DRV8320R and DRV8323R)

For a detailed design procedure and information on selecting the correct buck regulator external components, refer to the *LMR16006 SIMPLE SWITCHER® 60 V 0.6 A Buck Regulators With High Efficiency Eco-mode* data sheet.


9.2.1.3 Application Curves













9.2.2 Alternative Application

In this application, one sense amplifier is used in unidirectional mode for a summing current sense scheme often used in trapezoidal or hall-based BLDC commutation control.




图 62. Alternative Application Schematic



9.2.2.1 Design Requirements

表 21 lists the example design input parameters for system design.

表 21. Design Parameters

EXAMPLE DESIGN PARAMETER	REFERENCE	EXAMPLE VALUE
ADC reference voltage	V_{VREF}	3.3 V
Sensed current	I _{SENSE}	0 to 40 A
Motor RMS current	I _{RMS}	28.3 A
Sense-resistor power rating	P _{SENSE}	3 W
System ambient temperature	T _A	−20°C to +105°C

9.2.2.2 Detailed Design Procedure

9.2.2.2.1 Sense Amplifier Unidirectional Configuration

The sense amplifiers are configured to be unidirectional through the registers on SPI devices by writing a 0 to the VREF_DIV bit.

The sense amplifier gain and sense resistor values are selected based on the target current range, VREF, power rating of the sense resistor, and operating temperature range. In unidirectional operation of the sense amplifier, use 公式 24 to calculate the approximate value of the dynamic range at the output.

$$V_O = (V_{VREF} - 0.25 \text{ V}) - 0.25 \text{ V} = V_{VREF} - 0.5 \text{ V}$$
(24)

Use 公式 25 to calculate the approximate value of the selected sense resistor.

$$R = \frac{V_0}{A_{V} \times I}$$
 $P_{SENSE} > I_{RMS}^2 \times R$

where

•
$$V_O = V_{VREF} - 0.5 \text{ V}$$
 (25)

From 公式 24 and 公式 25, select a target gain setting based on the power rating of a target sense resistor.

9.2.2.2.1.1 Example

In this system example, the value of the VREF voltage is 3.3 V with a sense current from 0 to 40 A. The linear range of the SOx output for the DRV8323x device is 0.25 V to $V_{VREF} - 0.25$ V (from the V_{LINEAR} specification). The differential range of the sense-amplifier input is -0.3 to +0.3 V (V_{DIFE}).

$$V_{O} = 3.3 \text{ V} - 0.5 \text{ V} = 2.8 \text{ V}$$
 (26)

$$R = \frac{2.8 \text{ V}}{A_{V} \times 40 \text{ A}} \quad 3 \text{ W} > 28.3^{2} \times R \rightarrow R < 3.75 \text{ m}\Omega$$
 (27)

$$3.75 \text{ m}\Omega > \frac{2.8 \text{ V}}{\text{A}_{\text{V}} \times 40 \text{ A}} \rightarrow \text{A}_{\text{V}} > 18.7$$
 (28)

Therefore, the gain setting must be selected as 20 V/V or 40 V/V and the value of the sense resistor must be less than 3.75 m Ω to meet the power rating for the sense resistor. For this example, the gain setting was selected as 20 V/V. The value of the resistor and worst-case current can be verified that R < 3.75 m Ω and I_{max} = 40 A does not violate the differential range specification of the sense amplifier input (V_{SPxD}).



10 Power Supply Recommendations

The DRV832x family of devices is designed to operate from an input voltage supply (VM) range from 6 V to 60 V. A 0.1-µF ceramic capacitor rated for VM must be placed as close to the device as possible. In addition, a bulk capacitor must be included on the VM pin but can be shared with the bulk bypass capacitance for the external power MOSFETs. Additional bulk capacitance is required to bypass the external half-bridge MOSFETs and should be sized according to the application requirements.

10.1 Bulk Capacitance Sizing

Having appropriate local bulk capacitance is an important factor in motor drive system design. It is generally beneficial to have more bulk capacitance, while the disadvantages are increased cost and physical size. The amount of local capacitance depends on a variety of factors including:

- · The highest current required by the motor system
- The power supply's type, capacitance, and ability to source current
- The amount of parasitic inductance between the power supply and motor system
- The acceptable supply voltage ripple
- Type of motor (brushed DC, brushless DC, stepper)
- The motor startup and braking methods

The inductance between the power supply and motor drive system will limit the rate current can change from the power supply. If the local bulk capacitance is too small, the system will respond to excessive current demands or dumps from the motor with a change in voltage. When adequate bulk capacitance is used, the motor voltage remains stable and high current can be quickly supplied.

The data sheet provides a recommended minimum value, but system level testing is required to determine the appropriate sized bulk capacitor.




图 63. Motor Drive Supply Parasitics Example



11 Layout

11.1 Layout Guidelines

Bypass the VM pin to the PGND pin using a low-ESR ceramic bypass capacitor with a recommended value of 0.1 μ F. Place this capacitor as close to the VM pin as possible with a thick trace or ground plane connected to the PGND pin. Additionally, bypass the VM pin using a bulk capacitor rated for VM. This component can be electrolytic. This capacitance must be at least 10 μ F.

Additional bulk capacitance is required to bypass the high current path on the external MOSFETs. This bulk capacitance should be placed such that it minimizes the length of any high current paths through the external MOSFETs. The connecting metal traces should be as wide as possible, with numerous vias connecting PCB layers. These practices minimize inductance and let the bulk capacitor deliver high current.

Place a low-ESR ceramic capacitor between the CPL and CPH pins. This capacitor should be 47 nF, rated for VM, and be of type X5R or X7R. Additionally, place a low-ESR ceramic capacitor between the VCP and VM pins. This capacitor should be 1 μ F, rated for 16 V, and be of type X5R or X7R.

Bypass the DVDD pin to the AGND pin with a 1-µF low-ESR ceramic capacitor rated for 6.3 V and of type X5R or X7R. Place this capacitor as close to the pin as possible and minimize the path from the capacitor to the AGND pin.

The VDRAIN pin can be shorted directly to the VM pin. However, if a significant distance is between the device and the external MOSFETs, use a dedicated trace to connect to the common point of the drains of the high-side external MOSFETs. Do not connect the SLx pins directly to PGND. Instead, use dedicated traces to connect these pins to the sources of the low-side external MOSFETs. These recommendations offer more accurate V_{DS} sensing of the external MOSFETs for overcurrent detection.

Minimize the loop length for the high-side and low-side gate drivers. The high-side loop is from the GHx pin of the device to the high-side power MOSFET gate, then follows the high-side MOSFET source back to the SHx pin. The low-side loop is from the GLx pin of the device to the low-side power MOSFET gate, then follows the low-side MOSFET source back to the PGND pin.

For additional layout guidelines and examples see the *Layout Guide for the DRV832x Family of Three-Phase Smart Gate Drivers* application report.

11.1.1 Buck-Regulator Layout Guidelines

Layout is a critical portion of good power supply design. The following guidelines help users design a PCB with the best power conversion performance, thermal performance, and minimized generation of unwanted electromagnetic interference (EMI):

- Place the feedback network resistors close to the FB pin and away from the inductor to minimize coupling noise into the feedback pin.
- Place the input bypass capacitor close to the VIN pin to decrease copper trace resistance which effects the input voltage ripple of the device.
- Place the inductor close to the SW pin to decrease magnetic and electrostatic noise.
- Place the output capacitor close to the junction of the inductor and the diode. The inductor, diode, and C_{OUT} trace should be as short as possible to decrease conducted and radiated noise and increase overall efficiency.
- Make the ground connection for the diode, C_{VIN}, and C_{OUT} as small as possible and tie it to the system
 ground plane in only one spot (preferably at the C_{OUT} ground point) to minimize conducted noise in the
 system ground plane.

For more detail on switching power supply layout considerations refer to the *AN-1149 Layout Guidelines for Switching Power Supplies* application report.



11.2 Layout Example




图 64. Layout Example




12 器件和文档支持

12.1 器件支持

12.1.1 器件命名规则

下图显示了说明完整器件名称的图例:



12.2 文档支持

12.2.1 相关文档

- 德州仪器 (TI), 《无刷直流栅极驱动器系统的架构》应用报告
- 德州仪器 (TI), 《具有高效 Eco-Mode 的 LMR16006 SIMPLE SWITCHER® 60V 0.6A 降压稳压器》数据表
- 德州仪器 (TI), 《DRV832x 系列三相智能栅极驱动器布局指南》应用报告
- 德州仪器 (TI), 《AN-1149 开关电源布局指南》应用报告
- 德州仪器 (TI), 《TI 电机栅极驱动器的 IDRIVE 和 TDRIVE 认知》应用报告
- 德州仪器 (TI), 《采用 TI 智能栅极驱动技术缩减电机驱动 BOM 和 PCB 面积》TI 技术手册
- 德州仪器 (TI), 《采用 TI 智能栅极驱动技术降低 EMI 辐射发射》TI 技术手册
- 德州仪器 (TI), 《采用 TI 智能栅极驱动技术进行电机驱动保护》TI 技术手册
- 德州仪器 (TI), 《QFN/SON PCB 连接》应用报告
- 德州仪器 (TI), 《高电流电机驱动器应用中的切断 开关》应用报告
- 德州仪器 (TI), 《采用 BLDC 电机的高效真空吸尘器硬件设计注意事项》应用报告
- 德州仪器 (TI), 《采用 BLDC 电机的电动自行车硬件设计注意事项》应用报告
- 德州仪器 (TI), 《采用 MSP430™ 的传感器式三相 BLDC 电机控制》应用报告

12.3 相关链接

下表列出了快速访问链接。类别包括技术文档、支持和社区资源、工具和软件,以及立即订购快速访问。

器件	产品文件夹	立即订购	技术文档	工具与软件	支持和社区
DRV8320	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处
DRV8320R	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处
DRV8323	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处
DRV8323R	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处

表 22. 相关链接



12.4 接收文档更新通知

要接收文档更新通知,请导航至 Tl.com.cn 上的器件产品文件夹。单击右上角的通知我进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

12.5 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商"按照原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的 《使用条款》。

TI E2E™ 在线社区 TI 的工程师对工程师 (E2E) 社区。此社区的创建目的在于促进工程师之间的协作。在 e2e.ti.com 中,您可以咨询问题、分享知识、拓展思路并与同行工程师一道帮助解决问题。

设计支持 71 参考设计支持 可帮助您快速查找有帮助的 E2E 论坛、设计支持工具以及技术支持的联系信息。

12.6 商标

Eco-mode, NexFET, MSP430, E2E are trademarks of Texas Instruments.

SIMPLE SWITCHER is a registered trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

12.7 静电放电警告



ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序,可能会损坏集成电路。

▲『☆◇ ESD 的损坏小至导致微小的性能降级,大至整个器件故障。 精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

12.8 术语表

SLYZ022 — TI 术语表。

这份术语表列出并解释术语、缩写和定义。

13 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更,恕不另行通知,且不会对此文档进行修订。如需获取此数据表的浏览器版本,请查阅左侧的导航栏。





10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
DRV8320HRTVR	ACTIVE	WQFN	RTV	32	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	DRV8320H	Samples
DRV8320HRTVT	ACTIVE	WQFN	RTV	32	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	DRV8320H	Samples
DRV8320RHRHAR	ACTIVE	VQFN	RHA	40	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	DRV 8320RH	Samples
DRV8320RHRHAT	ACTIVE	VQFN	RHA	40	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	DRV 8320RH	Samples
DRV8320RSRHAR	ACTIVE	VQFN	RHA	40	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	DRV 8320RS	Samples
DRV8320RSRHAT	ACTIVE	VQFN	RHA	40	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	DRV 8320RS	Samples
DRV8320SRTVR	ACTIVE	WQFN	RTV	32	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	DRV8320S	Samples
DRV8320SRTVT	ACTIVE	WQFN	RTV	32	250	RoHS & Green	Call TI NIPDAU	Level-2-260C-1 YEAR	-40 to 125	DRV8320S	Samples
DRV8323HRTAR	ACTIVE	WQFN	RTA	40	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	DRV8323H	Samples
DRV8323HRTAT	ACTIVE	WQFN	RTA	40	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	DRV8323H	Samples
DRV8323RHRGZR	ACTIVE	VQFN	RGZ	48	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	DRV8323RH	Samples
DRV8323RHRGZT	ACTIVE	VQFN	RGZ	48	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	DRV8323RH	Samples
DRV8323RSRGZR	ACTIVE	VQFN	RGZ	48	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	DRV8323RS	Samples
DRV8323RSRGZT	ACTIVE	VQFN	RGZ	48	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	DRV8323RS	Samples
DRV8323SRTAR	ACTIVE	WQFN	RTA	40	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	DRV8323S	Samples
DRV8323SRTAT	ACTIVE	WQFN	RTA	40	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	DRV8323S	Samples

⁽¹⁾ The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.



PACKAGE OPTION ADDENDUM

10-Dec-2020

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Aug-2018

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DRV8320HRTVR	WQFN	RTV	32	3000	330.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2
DRV8320HRTVT	WQFN	RTV	32	250	180.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2
DRV8320RHRHAR	VQFN	RHA	40	2500	330.0	16.4	6.3	6.3	1.1	12.0	16.0	Q2
DRV8320RHRHAT	VQFN	RHA	40	250	180.0	16.4	6.3	6.3	1.1	12.0	16.0	Q2
DRV8320RSRHAR	VQFN	RHA	40	2500	330.0	16.4	6.3	6.3	1.1	12.0	16.0	Q2
DRV8320RSRHAT	VQFN	RHA	40	250	180.0	16.4	6.3	6.3	1.1	12.0	16.0	Q2
DRV8320SRTVR	WQFN	RTV	32	3000	330.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2
DRV8320SRTVT	WQFN	RTV	32	250	180.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2
DRV8323HRTAR	WQFN	RTA	40	2500	330.0	16.4	6.3	6.3	1.1	12.0	16.0	Q2
DRV8323HRTAT	WQFN	RTA	40	250	180.0	16.4	6.3	6.3	1.1	12.0	16.0	Q2
DRV8323RHRGZR	VQFN	RGZ	48	2500	330.0	16.4	7.3	7.3	1.1	12.0	16.0	Q2
DRV8323RHRGZT	VQFN	RGZ	48	250	180.0	16.4	7.3	7.3	1.1	12.0	16.0	Q2
DRV8323RSRGZR	VQFN	RGZ	48	2500	330.0	16.4	7.3	7.3	1.1	12.0	16.0	Q2
DRV8323RSRGZT	VQFN	RGZ	48	250	180.0	16.4	7.3	7.3	1.1	12.0	16.0	Q2
DRV8323SRTAR	WQFN	RTA	40	2500	330.0	16.4	6.3	6.3	1.1	12.0	16.0	Q2
DRV8323SRTAT	WQFN	RTA	40	250	180.0	16.4	6.3	6.3	1.1	12.0	16.0	Q2

www.ti.com 24-Aug-2018



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DRV8320HRTVR	WQFN	RTV	32	3000	367.0	367.0	35.0
DRV8320HRTVT	WQFN	RTV	32	250	210.0	185.0	35.0
DRV8320RHRHAR	VQFN	RHA	40	2500	367.0	367.0	38.0
DRV8320RHRHAT	VQFN	RHA	40	250	210.0	185.0	35.0
DRV8320RSRHAR	VQFN	RHA	40	2500	367.0	367.0	38.0
DRV8320RSRHAT	VQFN	RHA	40	250	210.0	185.0	35.0
DRV8320SRTVR	WQFN	RTV	32	3000	367.0	367.0	35.0
DRV8320SRTVT	WQFN	RTV	32	250	210.0	185.0	35.0
DRV8323HRTAR	WQFN	RTA	40	2500	367.0	367.0	38.0
DRV8323HRTAT	WQFN	RTA	40	250	210.0	185.0	35.0
DRV8323RHRGZR	VQFN	RGZ	48	2500	367.0	367.0	38.0
DRV8323RHRGZT	VQFN	RGZ	48	250	210.0	185.0	35.0
DRV8323RSRGZR	VQFN	RGZ	48	2500	367.0	367.0	38.0
DRV8323RSRGZT	VQFN	RGZ	48	250	210.0	185.0	35.0
DRV8323SRTAR	WQFN	RTA	40	2500	367.0	367.0	38.0
DRV8323SRTAT	WQFN	RTA	40	250	210.0	185.0	35.0


6 x 6, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.








NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.






NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).






NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.






- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5-1994.
 - B. This drawing is subject to change without notice.
 - C. Quad Flatpack, No-Leads (QFN) package configuration.
 - D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
 - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
 - F. Falls within JEDEC MO-220.








NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.






NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.





NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



7 x 7, 0.5 mm pitch

PLASTIC QUADFLAT PACK- NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4224671/A





NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.





NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.






NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.






- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - B. This drawing is subject to change without notice.
 - C. QFN (Quad Flatpack No-Lead) Package configuration.
 - The package thermal pad must be soldered to the board for thermal and mechanical performance.

 See the Product Data Sheet for details regarding the exposed thermal pad dimensions.






NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.






NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.





NOTES: (continued)

Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022,德州仪器 (TI) 公司